These course notes were originally developed by me for EE476 in Fall 1996 at Washington State University (WSU). The material in Lecture Notes for ECE 422 / EE 522 these notes has been derived from several sources. These include Dr. Venu Gopinathan's course notes from Columbia University, Dr. David Rich's analog IC design course notes, Prof. Terri Fiez's EE476 course notes, and Prof. Paul Gray's EE240 lecture notes. Their contributions to these notes are gratefully acknowledged. Also a significant amount of the material is based Fall 2012 on the Gray and Meyer textbook. Prof. George La Rue at WSU made a monumental effort in cleaning up and formatting the original hand written notes in MS-WORD. I thank him for this effort and for providing me with the formatted notes. This version of the course notes is directly from him and includes his additions Karti Mayaram and my recent modifications. **Oregon State State University** Karti Mayaram Page 1 EE 422/522 Page 2 EE 422/522 **IC Technologies Analog Circuit Hierarchy** CMOS **Device Technology** Si Bipolar CMOS, bipolar, GaAs MESFET, HBT BiCMOS **Basic Circuits** GaAs (E/D MESFET & HFET) Amplifiers InP Heterojunction Bipolar Current mirrors Buffers SiGe Bipolar and BiCMOS Functional blocks **Operational Amplifiers Applications** A/D converters, D/A converters Telecommunications Voltage controlled oscillators Optical Mixers Wireless Comparators DSL Phase lock loops Voltage references **Computing Applications** Filters A/Ds and D/As Audio including voice Subsystems Displays Modulators and Demodulators Disk drives and CDROMs Optical and wireless transceivers DSL and LAN modems Sensors and Actuators Systems Automotive Cellular phones Engine control Disk and CD ROM drives Displays Modems Anticollision systems Measurement instruments Airbags Automobile air bag Biomedical Pacemakers

Acknowledgments

Hearing aids

Advantages of single-chip implementation

- 1) Reduced system size cell phones, hearing aids.
- 2) Increased speed no parasitic capacitances from pins and interconnect
- 3) Reduced power dissipation fewer off chip drivers required
- 4) Increased reliability - fewer packages, fewer interconnects and fewer bond wires (connections are most unreliable)
- 5) Reduced cost smaller and simpler printed circuit boards, fewer packages (It costs about \$10,000 per kg to launch a satellite)

Disadvantages

Integrating digital and analog components on same chip may increase design time and number of iterations due to noise coupling

Other technologies may offer improved performance

For instance, InP low noise amplifiers have lower noise figure than other technologies and may set the performance level for the whole system.

Page 5 EE 422/522

The MOSFET

Enhancement mode n-channel transistor (NMOSFET)





MOSFET Symbols



If bulk is connected to proper power supply:





MOSFET Operation Simplified (Fluid Dynamics Analog)

V_T = turn-on Voltage (threshold voltage)

1) Cut off: $V_{GS} < V_T$, $V_{DS} = 0$



2) Strong Inversion: $V_{GS} > V_T$, $V_{DS} = 0$





3) Non-saturation: $V_{GS} > V_T$, $0 < V_{DS} < V_G - V_T$



4) Saturation: $V_{GS} > V_T$, $0 < V_{DS} > V_G - V_T$ Flow becomes independent of V_{DS}





Page 6 EE 422/522

Basic MOSFET Equations

N-channel MOSFET Equations (simple model)

$I_{DS} = 0$	$V_{GS} \leq V_T$	Cut Off
$I_{DS} = K' \frac{W}{L} \left[(V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2} \right] (1 + $	$\lambda V_{DS} \Big) V_{GS} > V_T , \ V_{DS} \le V_{GS} - V_T$	Triode
$I_{DS} = \frac{1}{2} K' \frac{W}{L} (V_{GS} - V_T)^2 (1 + \lambda V_{DS})$	$V_{GS} > V_T$, $V_{DS} > V_{GS} - V_T$ S	aturation
$V_{_T} = V_{_{T0}} + \gamma \Big(\sqrt{\Phi + V_{_{SB}}} - \sqrt{\Phi} \Big)$	$\Phi=2\Phi_F$	
$K' = \mu C_{ox}$	$C_{ox} = 3.45 fF / \mu^2$ for t = 10 nm	n

K', V_{T0}, γ , Φ , λ are process parameters W and L are device geometry parameters

The simplest model in SPICE (Level 1 or default model) uses the above equations.

Parameter	SPICE Parameter	Units		
K'	KP	A/V ²		
V _{T0}	VTO	V		
γ	GAMMA	V ^{0.5}		
λ	LAMBDA	V ⁻¹		
Φ	PHI	V		
Typical values				
λ	0.05 – 0.005 V ⁻¹			
VTO	0.5 – 1.0 V			
K'	200uA/V^2 (t _{ox} = 0.01 \text{u})			
γ	.2 – 1.0 V ^{0.5}	,		
•				

Page 8 EE 422/522







Page 9 EE 422/522

Body effect parameter (γ)



N-channel device

 $V_{T} = V_{T0} + \gamma \left(\sqrt{\Phi + V_{SR}} - \sqrt{\Phi} \right)$

Example

 $V_{T0} = 0.5 \text{ V}, \gamma = 0.3 \text{ V}^{0.5}, \text{ V}_{\text{SB}} = 3 \text{ V}, \Phi = 0.6 \text{ V}$ $V_T = 0.5 + 0.3 \left(\sqrt{3 + 0.6} - \sqrt{0.6}\right)$ $V_{\tau} = 0.5 + 0.34 = 0.84V$

P-channel device

 $V_{_{T}} = V_{_{T0}} - \gamma \left(\sqrt{\Phi + V_{_{RS}}} - \sqrt{\Phi} \right)$

Example

 $\begin{aligned} \mathsf{V}_{\text{T0}} = -0.7 \; \mathsf{V}, \, \gamma &= 0.6 \; \mathsf{V}^{0.5}, \, \mathsf{V}_{\text{BS}} = 2 \; \mathsf{V}, \, \Phi &= 0.7 \; \mathsf{V} \\ \left| V_{_{T}} \right| &= 0.7 + 0.6 \Big(\sqrt{2 + 0.7} - \sqrt{0.7} \Big) \end{aligned}$ $V_{\tau} = -(0.7 + 0.48) = -1.18V$

P-channel MOSFET Equations (simple model)

1) Multiply all voltages by -1 2) Compute current as for n-channel 3) Multiply current by -1

OR

 $V_{SG} \leq |V_T|$ Cut Off $I_{SD} = 0$ $I_{SD} = K_P \cdot \frac{W}{L} \left[\left(V_{SG} - |V_T| \right) V_{SD} - \frac{V_{SD}^2}{2} \right] (1 + \lambda V_{SD}) \qquad V_{SG} > |V_T|, \quad V_{SD} \le V_{SG} - |V_T| \quad \text{Triode}$ $I_{SD} = \frac{1}{2} K_{P} \frac{W}{I} (V_{SG} - |V_{T}|)^{2} (1 + \lambda V_{SD}) \qquad V_{SG} > |V_{T}|, \ V_{SD} > V_{SG} - |V_{T}| \ \text{Saturation}$ $V_T = V_{T0} - \gamma \left(\sqrt{\Phi + V_{RS}} - \sqrt{\Phi} \right) \qquad \qquad K_P' = \mu_p C_{ax}$

Example

 $V_{\rm S} = 4V, V_{\rm G} = 2V, V_{\rm D} = 1V$ $V_T = 0.8$, $\lambda = 0$, Kp['] = 100 μ A/V² W = 10 μ , L = 2 μ

 $\mid V_{\text{DS}} \mid \text{>} \mid V_{\text{GS}} \mid \text{-} \mid V_{\text{T}} \mid \quad \Rightarrow \text{ in saturation}$

$$I_{SD} = \frac{1}{2} K_P' \frac{W}{L} \left(V_{SG} - \left| V_T \right| \right)^2 \left(1 + \lambda V_{SD} \right)$$

 $I_{SD} = \frac{100\mu}{2} \frac{10\mu}{2\mu} (2 - |-0.8|)^2 (1 + 0) = 250u(1.44) = 360\mu A$ I_{DS} = -360 μA

Page 10 EE 422/522

The source and drain terminals are interchangeable In our equations $V_{DS} \ge 0$. Interchange terminals if $V_{DS} < 0$.

Example

 $W = 1\mu, L = 1\mu$



3 V

-2 V

3V

1) Calculate I_Y for V_Y = 1 V

Since $V_Y = 1 V > 0 V$, the drain is on the right

$$V_{GS}$$
 = 3 V, V_{DS} = 1 V, V_{SB} = 2 V

$$V_{T} = V_{T0} + \gamma \left(\sqrt{\Phi + V_{SB}} - \sqrt{\Phi} \right)$$

$$V_{T} = 1.0 + 0.5 \left(\sqrt{2 + 0.8} - \sqrt{0.8} \right)$$

$$V_{T} = 1.0 + 0.39 = 1.39V$$

V_{GS} - V_T = 3 - 1.39 = 1.61 V

 $V_{DS} < V_{GS} - V_T \implies$ non-saturation region

$$I_{DS} = K' \frac{W}{L} \left[(V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2} \right] (1 + \lambda V_{DS})$$
$$I_{DS} = 60\mu \frac{1}{1} \left[(1.61) 1 - \frac{1^2}{2} \right] (1 + 0 \times 1) = 66.6\mu A = I_Y$$

Page 12 EE 422/522

ı

l

Page 11 EE 422/522

2) Calculate I_Y for V_Y = -1 V

Since $V_Y = -1 V < 0 V$, the drain is now on the left

$$V_{GS} = 4 \text{ V}, V_{DS} = 1 \text{ V}, V_{SB} = 1 \text{ V} \qquad 3 \text{ V}$$

$$V_T = V_{T0} + \gamma \left(\sqrt{\Phi + V_{SB}} - \sqrt{\Phi} \right) \qquad 0 \text{ V} \qquad I \qquad I \text{ V}$$

$$V_T = 1.0 + 0.5 \left(\sqrt{1 + 0.8} - \sqrt{0.8} \right) \qquad -2 \text{ V}$$

$$V_T = 1.0 + 0.2 = 1.2V$$

 V_{GS} - V_T = 4 – 1.2 = 2.8 V > $V_{DS} \Rightarrow$ non-saturation region

$$I_{DS} = 60\mu \frac{1}{1} \left[(2.8)l - \frac{1^2}{2} \right] (l + 0 \times l) = 138\mu 4 = -I_y$$

I_Y = - 138μA

Calculation of V_{GS} for a given drain current

Transistor in saturation

$$I_{DS} \cong \frac{1}{2} K' \frac{W}{L} (V_{GS} - V_T)^2 \text{ assuming } \lambda \text{ small}$$
$$V_{GS} - V_T = \sqrt{\frac{2I_{DS}}{K' \frac{W}{L}}} \text{ or } V_{GS} \cong V_T + \sqrt{\frac{2I_{DS}}{K' \frac{W}{L}}}$$

Page 13 EE 422/522

$$V_{GS} \cong V_T + \frac{I_{DS}}{K' \frac{W}{L} V_{DS}} + \frac{V_{DS}}{2}$$
$$V_{GS} \cong 0.96 + \frac{10^{-3}}{77 \times 10^{-6} \frac{10}{2} \times 1} + \frac{1}{2} = 4.06V$$

Check assumption: V_{GS} - V_T = 4.06 – 0.96 = 3.1 V > V_{DS} = 1V \Rightarrow non-saturation region \vee

Parameter Extraction

Determination of K and V_T (K = K'W/L)

At very small V_{DS}, $I_{DS} \cong K(V_{GS} - V_T)V_{DS}$ Slope = KV_{DS} , extrapolated intercept is V_T



If W/L is known then K' = K/(W/L)If slope is not the same for all curves, use an average value

Page 15 EE 422/522

 $W = 10\mu, L = 2\mu$

I=1mA↓ 5V

a)
$$V_D = 5V$$

 $V_T = V_{T0} + \gamma \left(\sqrt{\Phi + V_{SB}} - \sqrt{\Phi} \right)$

0

 $V_T = 0.8 + 0.35 \left(\sqrt{1 + 0.8} - \sqrt{0.8} \right) = 0.96 V$ Assume transistor in saturation

$$V_{GS} \cong V_T + \sqrt{\frac{2I_{DS}}{K'\frac{W}{L}}}$$
$$V_{GS} \cong 0.96 + \sqrt{\frac{2x10^{-3}}{77 \times 10^{-6}\frac{10}{2}}} = 0.96 + 2.28V = 3.24V$$

Check assumption: V_Gs - V_T = 2.28 V < V_Ds ~= 5V $\Rightarrow~$ saturation region V

b) With V_D = 1V, the saturation assumption is invalid

For non-saturation

$$I_{DS} \cong K^{1} \frac{W}{L} \left[(V_{GS} - V_{T}) V_{DS} - \frac{V_{DS}^{2}}{2} \right]$$

$$U_{G} = \begin{bmatrix} 1 & 1 & 0 \\ 0 & 1 & 0 \end{bmatrix}$$

Page 14 EE 422/522

Determination of γ and V_{T0}

From previous measurement, V_T is known as a function of V_{SB}

$$V_{T} = V_{T0} + \gamma \left(\sqrt{\Phi + V_{SB}} - \sqrt{\Phi} \right)$$

Plot V_T versus $\sqrt{\Phi + V_{SB}} - \sqrt{\Phi}$ assuming Φ = 0.6 V

$$V_{T}$$
 Slope = γ
 V_{T0} $\sqrt{\Phi + V_{SB}} - \sqrt{\Phi}$

Slope = γ , intercept = V_{T0}.

Calculation of λ

$$I_{DS} = \frac{1}{2} K' \frac{W}{L} (V_{GS} - V_T)^2 (1 + \lambda V_{DS})$$

For a fixed V_{GS} and V_{SB}: $I_{DS} = I_0 (1 + \lambda V_{DS})$ where $I_0 = \frac{K'}{2} \frac{W}{L} (V_{GS} - V_T)^2$

Page 16 EE 422/522

$$\frac{I_{D1}}{I_{D2}} = \frac{\left(1 + \lambda V_{DS1}\right)}{\left(1 + \lambda V_{DS2}\right)}$$

Solve for λ : $\lambda = \frac{I_{D2} - I_{D1}}{V_{DS2}I_{D1} - V_{DS1}I_{D2}}$

CMOS Integrated Circuit Technology

Starting Material

Start with a single-crystal Silicon wafer - up to 12" diameter (300 mm)

SiO₂

P substrate

Grow oxide layer

 $Si + O_2 \xrightarrow{i} SiO_2$ Temperature raised between 850°C to 1100°C Consumes Si at rate of 0.44 times SiO₂ thickness

A unique property of Si is that the SiO2 oxide layer thickness can be controlled very uniformly

Photolithography

Page 17 EE 422/522

Raise temperature to ~ 1000° C to allow impurities to diffuse into substrate and replace Si atoms Highest impurity concentration at surface

Ion Implantation

Atoms are inserted at high energy into substrate Must be annealed at ~800° C to activate and reduce damage to substrate Most common method because Very uniform across wafer Peak of impurity profile can be below surface

Deposition and Etching

Deposition

Various materials need to be deposited on the wafers to fabricate circuits Chemical vapor deposition (CVD) is a common method to apply polysilicon, silicon nitride (Si_3N_4) and other dielectrics Metals are typically evaporated onto the wafers

Etching

Used to remove materials with high precision Wet etching plasma etching Reactive ion etching



Creating N and P-Type Regions



3) Develop Photoresist

Positive resist : exposed resist is removed

P substrate 4) Etch SiO₂ SiO2 can then be removed with hydrofluoric acid

Photoresist

SiO₂

Negative resist : non-exposed resist is removed



5) Strip resist leaving patterned SiO₂

Diffusion

Deposit a layer of material on surface Boron for P-type and Arsenic or Phosphorus for N-type

Page 18 EE 422/522



Layout Example of PMOS Transistor



Page 21 EE 422/522

can flow from the source/drain. This forms a channel between source and drain.

The voltage on the gate required to produce inversion is called the threshold voltage, $V_{\text{T}}.$

 $V_{T} = 2\phi_{F} + \frac{Q_{dep}}{C_{ox}} + \phi_{ms} - \frac{Q_{SS}}{C_{ox}}$

 ϕ_{ms} is the work function difference between gate metal and Si.

 Q_{SS} is the surface charge at Si – SiO₂ interface.

 C_{ox} is the capacitance per unit area of the gate oxide.

$$\begin{split} V_{T} &= 2\phi_{F} + \phi_{ms} - \frac{Q_{SS}}{C_{ox}} + \frac{Q_{dep0}}{C_{ox}} + \frac{Q_{dep} - Q_{dep0}}{C_{ox}} \\ & & & & \\ & & & \\ & & & \\ V_{T0} & & & \\ \hline & & & \\ \frac{Q_{dep} - Q_{dep0}}{C_{ox}} = \frac{\sqrt{2qN_{A}\varepsilon(2\phi_{F} + V_{SB})} - \sqrt{2qN_{A}\varepsilon(2\phi_{F})}}{C_{ox}} \\ \frac{Q_{dep} - Q_{dep0}}{C_{ox}} = \frac{\sqrt{2qN_{A}\varepsilon}}{C_{ox}} \left(\sqrt{(2\phi_{F} + V_{SB})} - \sqrt{2\phi_{F}} \right) \\ \gamma &= \frac{\sqrt{2qN_{A}\varepsilon}}{C_{ox}} \text{ and is typically about } 0.5 \text{ V}^{0.5} \\ C_{ox} &= \frac{\varepsilon_{ox}}{t_{ox}} = 3.45 fF/\mu^{2} \text{ for } t_{ox} = 10 \text{ nm} = \text{ oxide thicknesss} \end{split}$$

Calculation of Threshold Voltage



Assume $V_{DS} = 0$.

As voltage is applied to the gate, a depletion region forms in ptype substrate.

$$abla^2 \phi = -rac{
ho}{arepsilon} = rac{q N_A}{arepsilon}$$
 , where N_A is density of acceptors in p-type

substrate. Integrating twice in vertical (x) direction yields

$$\phi = \frac{qN_A}{\varepsilon} \frac{x_D^2}{2}$$
, where x_D is the depletion depth.

Therefore
$$x_D = \sqrt{\frac{2\varepsilon\phi}{qN_A}}$$

The charge exposed per unit area $\,Q_{dep}=qN_{\scriptscriptstyle A}x_{\scriptscriptstyle D}=\sqrt{2qN_{\scriptscriptstyle A}arepsilon\phi}$

When ϕ reaches 2 ϕ_F inversion occurs where ϕ_F is the Fermi level. An increase in ϕ results in no further increase in x_D but electrons

Page 22 EE 422/522

$$V_{T} = V_{T0} + \gamma \left(\sqrt{2\phi_{F} + V_{SB}} - \sqrt{2\phi_{F}} \right)$$

$$\varphi_{F} = \frac{KT}{q} \ln(\frac{N_{A}}{n_{i}}) \text{ where } n_{i} \text{ is the intrinsic impurity concentration}$$

of silicon.

Derivation of Non-saturation Equation



If Q_A is the charge per unit area, then the current $I = \frac{Q}{t} = Q_A W \frac{(vt)}{t} = Q_A W v$, where the *v* is the velocity. Now consider the channel when $V_{GS} > V_T$ and $V_{DS} = 0$.



Page 24 EE 422/522 The charge induced in the channel is

 $Q_I = C_{ox} WL (V_{GS} - V_T)$

If V_{DS} > 0 then the surface potential is a function of position $V(y{=}0) = 0 \text{ and } V(y{=}L) = V_{\text{DS}}$

The charge per unit area is

$$Q_I(y) = C_{ox} \left(V_{GS} - V_T - V(y) \right)$$

$$I_{DS} = -Q_I W v = -Q_I W \mu E = -Q_I W (-\mu \frac{dV}{dy})$$

$$\begin{split} I_{DS} &= \mu C_{ox} W (V_{GS} - V_T - V(y)) \frac{dv}{dy} \\ \int_{0}^{L} I_{DS} dy &= \mu C_{ox} W \int_{0}^{V_{DS}} (V_{GS} - V_T - V(y)) dV \\ I_{DS} L &= \mu C_{ox} W \bigg[(V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2} \bigg] \\ I_{DS} &= \mu C_{ox} \frac{W}{L} \bigg[(V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2} \bigg] = K' \frac{W}{L} \bigg[(V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2} \bigg] \\ \text{where } K' &= \mu C_{ox} \text{ and } K = K' \frac{W}{L} = \mu C_{ox} \frac{W}{L} . \end{split}$$

This equation is only valid for $V_{DS} \leq V_{GS} - V_T$
For $V_{DS} = V_{GS} - V_T$, $I_{DS} = \frac{K'}{2} \frac{W}{L} (V_{GS} - V_T)^2$

117

Page 25 EE 422/522

Second order effects in MOSFETs

Subthreshold conduction



Velocity saturation



 $v = \frac{\mu E}{1 + \frac{E}{E_C}}$

For a 1 μ device with V_{DS} > 2 V, the electron velocity is saturated $I_D \propto (V_{GS} - V_t)$ but not a square law

When $V_{DS} = V_{GS} - V_T$, the value of V_{DS} is called V_{DSsat} $Q_I(L) = C_{as}WL(V_{GS} - V_T - V_{DS}) = 0$, implying there is no mobile charge, which can not be true!

Channel Length Modulation





Hot electron effects

High field in drain region give enough energy for carriers to enter oxide.

changes V_{TO} over time leads to significant substrate currents - r_{db} term

Small geometry effects on V_{TO} and γ

$\frac{Gate \ Length}{V_{TO} \ decreases} \ as \ L \ decreases \ because \ more \ of \ depletion \ region \ controlled \ by \ source \ and \ drain$

γ decreases because substrate has less effect



Gate Width

 $V_{\text{TO}}\xspace$ increases as W decreases because field under gate weakened by fringing effects

 $\boldsymbol{\gamma}$ increases because more charge controlled by body

Drain induced barier lowering (DIBL)

The drain acts as a second gate and modulates the depletion charge \Rightarrow shift in V_{TO}



 $V_{TO}' = V_{TO} - \Delta V_T(L) - \Delta V_T(V_{DS}) + \Delta V_T(W)$ Punch through

The drain source depletion regions reach one another resulting in current below surface

Page 29 EE 422/522

Avalanche breakdown

Electron-hole pairs create additional e-h pairs at high V_{ds}



Page 30 EE 422/522

SPICE

Example SPICE circuit to measure I-V curves of N-channel MOSFET

WinSpice 3 is a free interactive SPICE program

Input file

Circuit Title

- *First line is the title line comment line! SPICE will ignore it
- * an asterisk at beginning of line is a comment line

* voltage sources vds 3 0 5V vss 2 0 0 vgs 1 0 2

m1 3 1 2 2 cmosn l=1u w=10u ad=20p as=20p pd=24u ps=24u

.MODEL CMOSN NMOS (LEVEL = 1 VTO=0.7 KP=200u +GAMMA=0.5 LAMBDA=0.02 PHI=0.7)

*scans vds in 0.1 volt increments from 0 to 5 V for 5 different *values of vgs: 1, 2, 3, 4, and 5 V .dc vds 0 5 0.1 vgs 1 5 1



Small-signal DC Model (low frequency)

Analog circuits often operate with signal levels that are small compared to bias currents and voltages. Small-signal (linear) models are useful to predict circuit operation





Nomenclature

Lower case is used for small-signal values. Upper case with upper case subscripts is used for DC biases. Upper case with lower case subscripts is used for total signal. $g_{m}: \text{ small-signal transconductance}$ $g_{m} = \frac{\partial I_{d}}{\partial V_{gs}} = \frac{i_{d}}{v_{gs}}$ $In \text{ saturation: assuming } \lambda V_{DS} <<1$ $g_{m} = \frac{\partial I_{d}}{\partial V_{gs}} = K' \frac{W}{L} (V_{GS} - V_{T})$ $V_{GS} - V_{T} = \sqrt{\frac{2I_{DS}}{K' \frac{W}{L}}}$ $g_{m} = K' \frac{W}{L} \sqrt{\frac{2I_{DS}}{K' \frac{W}{L}}} = \sqrt{2K' \frac{W}{L} I_{DS}}$ $In \text{ non-saturation: } g_{m} = \frac{\partial I_{d}}{\partial V_{gs}} = K' \frac{W}{L} V_{DS}$

Where is region where small-signal model is accurate?

Assume V_{BS} = 0 and the transistor is in saturation

$$I_{DS} + i_d = \frac{1}{2} K' \frac{W}{L} (V_{GS} - V_T + v_{gs})^2$$

Consider the function $(x + \delta)^2 = x^2 + 2x\delta + \delta^2$. In order for linear approximation to be accurate $\frac{\delta^2}{2x\delta} <<1$ or $\frac{\delta}{2x} <<1$.

Page 33 EE 422/522

 $\frac{\text{Non-saturation}}{g_{mb}} = \frac{\partial I_d}{\partial V_{bs}} = -K' \frac{W}{L} V_{DS} \frac{\partial V_T}{\partial V_{bs}} = K' \frac{W}{L} V_{DS} \frac{\partial V_T}{\partial V_{sb}} = \eta g_m$

In both cases $g_{mb} = \eta g_m$

g_{ds}: small-signal drain-source conductance

$$g_{ds} = \frac{\partial I_d}{\partial V_{ds}} = \frac{i_d}{v_{ds}}$$
In saturation:

$$g_{ds} = \frac{\partial I_d}{\partial V_{ds}} = \frac{K'}{2} \frac{W}{L} (V_{GS} - V_T)^2 \lambda \quad \bigvee_{GS} = \frac{1}{2} \underbrace{V_{BS}} = V_{DS}$$

$$g_{ds} = \frac{\lambda I_D}{(1 + \lambda V_{ds})} \approx \lambda I_D \quad \text{if } \lambda V_{DS} <<1$$

$$\lambda = \frac{1}{I_d} \frac{\partial I_d}{\partial V_{ds}}$$

<u>In non-saturation</u>: assuming $\lambda V_{DS} \ll 1$

$$g_{ds} = \frac{\partial I_d}{\partial V_{ds}} = K' \frac{W}{L} (V_{GS} - V_T - V_{DS})$$

Small signal output resistance is $\mathbf{r}_0 = \frac{1}{g_{ds}} = \left(\frac{\partial I_d}{\partial V_{ds}}\right)^{-1} = \frac{1}{\lambda I_d}$

Therefore $\frac{v_{gs}}{2(V_{GS} - V_T)} \ll 1$ in order for i_d to be accurate

$$V_{GS} - V_T = \sqrt{\frac{2I_{DS}}{K' \frac{W}{L}}}$$

Note that by increasing $\bigvee^{\Lambda} \overline{L}$ the region of small-signal (linear) operation can be increased.

g_{mb}: small-signal substrate transconductance

$$g_{mb} = \frac{\partial I_d}{\partial V_{bs}} = \frac{i_d}{v_{bs}}$$
Saturation: assuming $\lambda V_{DS} <<1$

$$g_{mb} = \frac{\partial I_d}{\partial V_{bs}} = -K' \frac{W}{L} (V_{GS} - V_T) \frac{\partial V_T}{\partial V_{bs}} \quad V_{GS} = \frac{\star}{L} \quad V_{BS} = V_{DS}$$

$$g_{mb} = K' \frac{W}{L} (V_{GS} - V_T) \frac{\partial V_T}{\partial V_{sb}} = g_m \frac{\partial V_T}{\partial V_{sb}}$$

$$V_T = V_{T0} + \gamma \left(\sqrt{\Phi + V_{SB}} - \sqrt{\Phi}\right)$$

$$\frac{\partial V_T}{\partial V_{sb}} = \frac{\gamma}{2\sqrt{V_{SB} + \Phi}} = \eta$$

$$\therefore g_{mb} = \eta g_m$$

$$\eta = \frac{g_{mb}}{g_m} \approx 0.1 \rightarrow 0.3$$
Evan 24

Page 34 EE 422/522

 $i_d = g$

DC small-signal equivalent circuit

$$G \bullet \underbrace{g_{gs} + g_{ds}v_{ds} + g_{mb}v_{bs}}_{i_{d}} \bullet D$$

Example: p-channel FET

 V_{T0} = -0.8 V, λ = 0.01, $K_{P}{'}$ = 100 $\mu A/V^{2}, \gamma$ = 0.5 $V^{0.5}, \Phi$ = 0.8 V W = 10 $\mu,$ L = 1 μ

Calculate the small-signal parameters for V_{GS} = -3 V, V_{DS} = -3 V, V_{BS} = 2 V $V = V = \sqrt{(\sqrt{\Phi + V_{c}})^2}$

$$V_{T} = V_{T0} - \gamma (\sqrt{\Phi} + V_{BS} - \sqrt{\Phi})$$
$$V_{T} = -0.8 - 0.5 (\sqrt{0.8 + 2} - \sqrt{0.8}) = -0.8 - 0.39 = -1.19V$$

$$V_{SG} - |V_T| = 3 - |-1.19| = 1.81 V$$

$$\begin{split} V_{SD} &= 3V > V_{SG} - |V_T| \quad \Rightarrow \text{ saturation region} \\ \lambda V_{SD} &= 0.01(3) = 0.03 << 1 \end{split}$$

$$I_{SD} \approx \frac{K_{P}}{2} \frac{W}{L} \left(V_{SG} - |V_{T}| \right)^{2} = \frac{100 \,\mu}{2} \frac{10}{1} (1.81)^{2} = 1.64 \, mA$$

Page 36 EE 422/522

$$g_m = \sqrt{2K'\frac{W}{L}I_{SD}} = \sqrt{2(100\mu)\frac{10}{1}(1.64m)} = 1.81m\frac{A}{V} = 1.81mS$$
$$\eta = \frac{\gamma}{2\sqrt{V_{BS} + \Phi}} = \frac{0.5}{2\sqrt{2 + 0.8}} = 0.149$$

 $g_{mb} = \eta g_m = 0.149(1.81mS) = 0.27mS$

$$g_{ds} = \lambda I_D = 0.01(1.64m) = 16.4 \mu S$$

$$r_0 = \frac{1}{g_{ds}} = \frac{1}{16.4\mu} = 61K\Omega$$

Example: n-channel FET

 V_{T0} = 0.8 V, λ = 0.01, K' = 100 μ A/V², γ = 0.5 V^{0.5}, Φ = 0.8 V W = 10 μ , L = 1 μ Calculate the small-signal parameters for V_{GS} = 3 V, V_{DS} = 3 V, V_{SB} = -2 V

Since all parameters and voltages are the same (with appropriate negative signs) the small-signal parameters are the same: g_m =1.81mS

g_{mb}=0.27mS g_{ds}=16.4μS r₀=61KΩ

Page 37 EE 422/522

Small Signal Analysis



$$v_{o} = -g_{m}v_{i}(r_{o} || R_{D}) = -g_{m}v_{i}\frac{r_{o}R_{D}}{r_{o} + R_{D}}$$
$$A_{v} = \frac{v_{o}}{v_{i}} = -g_{m}\frac{r_{o}R_{D}}{r_{o} + R_{D}} = -g_{m}\frac{r_{o}}{1 + \frac{r_{o}}{R_{D}}}$$

 $\lim_{R_D \to \infty} A_v = -g_m r_o$ i.e. the maximum possible voltage gain is $-g_m r_o$

for $R_D \ll r_0$, $A_v = -g_m R_D$

MOS Single-Stage Amplifiers

Common-Source Amplifier



Page 38 EE 422/522

Common-source amplifier with active load



$$A_{v} = \frac{v_{o}}{v_{i}} = -g_{m}(r_{o1} || r_{o2}) = \frac{-g_{m}}{g_{o1} + g_{o2}}$$

Common-source amplifier with N-channel load



Common Source Amplifier Summary Resistor load $A_v = -g_m R_D$ Gain a function of bias Large variations in passive loads N-channel diode connected load $A_{v} \approx \frac{\sqrt{V'}}{\sqrt{W'}}$ Improved linearity Controlled gain Gain small ≤ 10 Low output swing P-channel diode connected load No body effect $A_v \approx \frac{\sqrt{\mu_n (W/L)}}{\sqrt{1-1}}$ P-channel active load Higher gain defined – $A_{v} = -g_{m}(r_{o1} \parallel r_{o2})$ Output bias not well defined -Needs feedback Large swing Page 43 EE 422/522

$\therefore i_{x} = (g_{m} + g_{mb} + g_{o})v_{x}$ $g = \frac{i_{x}}{v_{x}} = g_{m} + g_{mb} + g_{o}$ Small Signal Analysis $v_{o} = -g_{m1}v_{i}(r_{o1} || R_{o2})$ $A_{v} = \frac{v_{o}}{v_{i}} = \frac{-g_{m1}}{g_{o1} + g_{m2} + g_{mb2} + g_{o2}}$ since $g_{m} >> g_{o}, g_{mb}$ $A_{v} \approx \frac{-g_{m1}}{g_{m2}}$

Voltage gain is low ~ 10 or 20

$$A_{v} \approx \frac{-g_{m1}}{g_{m2}} = \frac{\sqrt{2I_{D}K'}(W/L)_{1}}{\sqrt{2I_{D}K'}(W/L)_{2}} = \frac{\sqrt{(W/L)_{1}}}{\sqrt{(W/L)_{2}}}$$

i.e. independent of the dc operating point when both devices in saturation $% \label{eq:constraint}$

With P-channel diode connected load, similar result but no body effect $$v_{\mbox{\tiny tco}}$$









Can choose $\left(\frac{W}{L}\right)_2 = \frac{50\mu}{1\mu}$

Page 44 EE 422/522

Amplifiers





 $R_i = \frac{v_i}{i_i}$

G_m and A_i





R



R。





Page 45 EE 422/522

Small signal analysis

$$V_{gs} = v_{bs} = -v_i$$

$$v_o = -(g_m v_{gs} + g_{mb} v_{bs})R_D = +(g_m + g_{mb})v_iR_D$$

$$\therefore A_v = \frac{v_o}{v_i} = +(g_m + g_{mb})R_D$$

$$i_i = (g_m + g_{mb})v_i \qquad R_i = \frac{v_i}{i_i} = \frac{1}{g_m + g_{mb}}$$

$$G_m = g_m + g_{mb} \qquad R_o = R_D$$

Common Drain Amplifier (Source Follower)



Amplifier Representation



Alternative representation

Using Thevenin's equivalent where $A_v = -G_m R_o$



Common Gate Amplifier



Page 46 EE 422/522

$$v_i = v_{gs} + v_o; \qquad v_{bs} = -v_o$$

$$g_m v_{gs} + g_{mb} v_{bs} - \frac{v_o}{R_L} - \frac{v_o}{r_o} = 0$$

$$g_m (v_i - v_o) - g_{mb} v_o - v_o \left(\frac{1}{R_L} + \frac{1}{r_o}\right) = 0$$

$$(g_m + g_{mb} + g_o + g_L) v_o = g_m v_i$$

$$\therefore A_v = \frac{v_o}{v_i} = \frac{g_m}{g_m + g_{mb} + g_o + g_L}$$

If g_o is negligible compared to $g_m = \frac{g_m}{g_m + g_{mb} + g_L}$

If
$$\mathsf{R}_{\mathsf{L}} \rightarrow \infty$$
, $\mathsf{g}_{\mathsf{L}} \rightarrow 0 \Rightarrow \frac{A_{v} \approx \frac{g_{m}}{g_{m} + g_{mb}} = \frac{1}{1 + \frac{g_{mb}}{g_{m}}} = \frac{1}{1 + \eta}$

Since η ~0.2 the source follower gain doesn't approach unity as $R_L \rightarrow \infty.$ A MOSFET in a well with the body tied to the source would result in unity gain for large $R_L.$

Output Resistance

$$R_o = \frac{1}{g_m + g_{mb}}$$
 for large RL

Source followers used as

buffers because of low R_o

Level shifters – the value of V_{gs} can be set to an arbitrary value by choosing proper W/L ratio

Page 48 EE 422/522

Remark

The region of operation is always saturation $V_{GS} = V_i - V_{out}$; $V_{DS} = V_{DD} - V_{out}$ If V_i is small, then V_{GS} is small and V_{DS} is large $V_{i \text{ max}} = V_{DD} \rightarrow V_{GS \text{ max}} = V_{DD} - V_{out} \rightarrow saturation$

Common source amplifier with source degeneration

Source degeneration reduces G_m but increases Ro

Small signal analysis

 $v_i = v_{os} + v_s;$ $v_{hs} = -v_s$ g_mv_{gs}

$$A_{v} = \frac{V_{o}}{V_{i}} = -G_{m}R_{o} \parallel R_{D}$$

Page 49 EE 422/522

 $v_x = v_s + (i_x - g_m v_{gs} - g_{mb} v_{bs})r_o$ $v_x = i_x R_s + (i_x + (g_m + g_{mb})i_x R_s)r_o$ $v_x = i_x (R_s + r_o + (g_m + g_{mb})R_s r_o)$ $R_o = \frac{v_x}{i_x} = R_s + r_o + (g_m + g_{mb})R_s r_o$ i.e. R_{o} increases as R_{s} increases

 $R_o \approx r_o(1 + g_m R_s)$

Cascode Configuration

Connection of common source and common gate amplifiers High R_o High voltage gain Good high-frequency response

Calculate R_o



i.e. source degeneration with $R_s = r_{o1}$

 $R_o = r_{o1} + r_{o2} + (g_{m2} + g_{mb2})r_{o1}r_{o2}$



Calculation of
$$G_m$$

 $i_D = g_m v_{gs} + g_{mb} v_{bs} - \frac{v_s}{r_o}$
 $i_D = g_m (v_i - v_s) - g_{mb} v_s - \frac{v_s}{r_o}$
but $v_s = i_D R_s$
 $i_D = g_m (v_i - i_D R_s) - g_{mb} i_D R_s - \frac{i_D R_s}{r_o}$
 $i_D = g_m (v_i - i_D R_s) - g_{mb} i_D R_s - \frac{i_D R_s}{r_o}$
 $i_D = g_m (v_i - i_D R_s) - g_{mb} i_D R_s - \frac{i_D R_s}{r_o}$
 $i_D = g_m v_i$
 $G_m = \frac{i_D}{v_i} = \frac{g_m}{1 + (g_m + g_{mb} + g_o) R_s}$

Remark Original Gm was gm, this is now reduced

For large R_s

$$G_m \approx \frac{g_m}{(g_m + g_{mb})R_s} = \frac{1}{\left(1 + \frac{g_{mb}}{g_m}\right)R_s} = \frac{1}{(1 + \eta)R_s}$$

i.e. depends on the active device parameter $\boldsymbol{\eta}$

EE 422/522



 $i_o = i_i$ (current gain is unity) $G_m = \frac{i_0}{i_1} \frac{i_1}{v_1} = 1 \times g_{m1} = g_{m1}$

Unloaded voltage gain

$$A_{v} = G_{m}R_{o} = -g_{m1}[r_{o1} + r_{o2} + (g_{m2} + g_{mb2})r_{o1}r_{o2}]$$

 $A_v\approx -g_{m1}g_{m2}r_{o1}r_{o2}$

This is the gain of two stages, one inverting and the other noninverting

Input impedance at intermediate node





$$v_{gs} = v_{bs} = -v_x$$

$$i_x + g_m v_{gs} + g_{mb} v_{bs} - \frac{(v_x - i_x R_L)}{r_o} = 0$$

$$i_x - g_m v_x - g_{mb} v_x - \frac{v_x}{r_o} + \frac{i_x R_L}{r_o} = 0$$

$$i_x \left(1 + \frac{R_L}{r_o}\right) = \left(g_m + g_{mb} + \frac{1}{r_o}\right) v_x$$

$$\therefore R_i = \frac{v_x}{i_x} = \frac{1 + \frac{R_L}{r_o}}{g_m + g_{mb} + \frac{1}{r_o}}$$

Remarks

$$g_m \gg g_{mb}, \frac{1}{r_o} \implies R_i = \frac{1}{g_m} \left(1 + \frac{R_L}{r_o} \right)$$

if $R_L \ll r_o \implies R_i = \frac{1}{g_m} \implies$ the voltage gain from

input to intermediate node ~1

if $R_L >> r_o$ when R_L is due to a cascode active load

$$R_L \approx r_o (1 + g_m r_o)$$
 then $R_i = \frac{1}{g_m} \left(1 + \frac{r_o (1 + g_m r_o)}{r_o} \right) \approx r_o$

The impedance of the intermediate node and therefore the voltage gain can be large if the load resistance is very large

Page 53 EE 422/522

Differential Signals

A single-ended circuit is subject to various noise sources



For M2: $V_{gs2} = (V_{DD} - I_1 R_{L1}) - V_{SS}$

Any variation in V_{DD} with respect to V_{SS} will be amplified by M2 and cause spurious signals on the output (noise)

If the V_{SS} that M1 sees is different from M2 due to parasitic resistance, then a similar problem results

Capacitive coupling between other signals and the output of the first stage adds noise to the desired signal

The problem is that the amplifiers amplify the voltage between the input terminal and $V_{\rm SS}$ and the output voltages are between the output terminal and $V_{\rm DD}.$

A solution is to make amplifiers that amplify the voltage difference between 2 input terminals and deliver the output as a voltage difference between 2 output terminals.

Page 55 ECE 422/522

Cascode gain stage

$$R_{up} \approx g_m r_o^2$$

$$R_{down} \approx g_m r_o^2$$

$$G_m = g_m$$

$$\therefore A_v = G_m (R_{up} \parallel R_{down})$$

$$A_v = -g_m (\frac{1}{2} g_m r_o^2) = -\frac{1}{2} g_m^2 r_o^2 = -\frac{1}{2} (g_m r_o)^2$$

This is the gain of two stages.



Page 54 EE 422/522



Noise that couple to both V_{i1} and V_{i2} leaves the difference V_{i1} - V_{i2} noise free.



The key idea is to amplify the differential part of the signal and reject the common mode part of the signal.

Page 56 ECE 422/522



The input common-mode voltage is amplified along with the input differential signal. This circuit is that it does not reject the output common-mode voltage. Changing v_{ic} changes the currents I_1 and I_2 .

Large signal common-mode output voltage

$$V_{oc} = \frac{1}{2}(V_{o1} + V_{o2}) = \frac{(V_{DD} - I_1R_L) + (V_{DD} - I_2R_L)}{2}$$

$$V_{oc} = V_{DD} - \frac{R_L}{2}(I_1 + I_2)$$

$$I_1 \neq$$
To keep V_{ocm} independent of V_{ic} need to keep I_1 + I_2 constant. This can be accomplished by using a current source and a source coupled pair.



 $I_1 + I_2 = I_{SS}$ independent of V_{ic}

Page 57 ECE 422/522

$$\begin{split} I_{SS}^{2} &- \Delta I_{D}^{2} = I_{SS}^{2} + \left(\frac{K'}{2}\frac{W}{L}\right)^{2} V_{id}^{4} - 2I_{SS}\frac{K'}{2}\frac{W}{L} V_{id}^{2} \\ \Delta I_{D}^{2} &= 2I_{SS}\frac{K'}{2}\frac{W}{L} V_{id}^{2} - \left(\frac{K'}{2}\frac{W}{L}\right)^{2} V_{id}^{4} \\ \Delta I_{D}^{2} &= \left(\frac{K'}{2}\frac{W}{L}\right)^{2} V_{id}^{2} \left(\frac{2I_{SS}}{\frac{K'}{2}W} - V_{id}^{2}\right) \\ \therefore \Delta I_{D} &= \frac{K'}{2}\frac{W}{L} V_{id} \sqrt{\frac{2I_{SS}}{\frac{K'}{2}W}} - V_{id}^{2} \\ With \ V_{max} &\equiv \sqrt{\frac{I_{SS}}{\frac{K'}{2}\frac{W}{L}}} \implies \frac{K'}{2}\frac{W}{L} = \frac{I_{SS}}{V_{max}^{2}} \\ \Delta I_{D} &= \frac{I_{SS}}{V_{max}^{2}} V_{id} \sqrt{2V_{max}^{2} - V_{id}^{2}} = \sqrt{2}I_{SS} \left(\frac{V_{id}}{V_{max}}\right) \sqrt{1 - \frac{1}{2} \left(\frac{V_{id}}{V_{max}}\right)^{2}} \end{split}$$

Remark

For $V_{id} = V_{max}$, $\Delta I_D = I_{SS}$ $I_{D1} = I_{SS}$ $I_{D2} = 0$

Therefore the above expressions are valid for $\mid V_{id} \mid \leq V_{max}$

Let us plot I_{D1} as a function of V_{id}

MOS source coupled pair

DC transfer characteristics







 V_{max} depends on device geometry and I_{SS}

$$\max_{max} = \sqrt{\frac{I_{SS}}{\frac{K'}{2}\frac{W}{L}}}$$

s $\frac{W}{L}$ increases, V_{max} decreases

V

A

Calculation of G_m

$$\begin{split} G_{m} &= \frac{\partial I_{D1}}{\partial V_{id}}\Big|_{V_{u}=0} \\ G_{m} &= \left[\frac{\sqrt{2}}{2} \frac{I_{SS}}{V_{max}} \sqrt{1 - \frac{1}{2} \left(\frac{V_{id}}{V_{max}}\right)^{2}} - \sqrt{2}I_{SS} \frac{V_{id}}{V_{max}} \left(1 - \frac{1}{2} \left(\frac{V_{id}}{V_{max}}\right)^{2}\right)^{\frac{1}{2}}\right]_{V_{u}} \\ G_{m} &= \frac{\sqrt{2}}{2} \frac{I_{SS}}{V_{max}} = \frac{1}{2} \frac{\sqrt{2}I_{SS}}{\sqrt{\frac{I_{SS}}{2}}} = \frac{1}{2} \sqrt{2K' \frac{W}{L} \frac{I_{SS}}{2}} = \frac{1}{2}g_{m1} \end{split}$$

Remark

The source-coupled (SC) pair can be thought of as a source degenerated common source amplifier $\frac{V_{DD}}{D}$

Define two small signal quantities

$$v_{id} = v_{i1} - v_{i2} = \text{differential mode signal}$$
$$v_{ic} = \frac{v_{i1} + v_{i2}}{2} = \text{common mode signal}$$
$$\therefore \quad v_{i1} = \frac{v_{id}}{2} + v_{ic}$$

$$v_{i2} = -\frac{v_{id}}{2} + v_{ic}$$

Page 61 ECE 422/522

The differential mode half circuit is a common source amplifier

$$\frac{v_{od}}{2} = -g_m (R_D || r_o) \frac{v_{id}}{2}$$
$$\therefore A_{dm} = \frac{v_{od}}{v_{id}} = -g_m (R_D || r_o)$$
$$A_{dm} \approx -g_m R_D \quad \text{for} \quad r_o >> R_D$$

Common mode gain A_{cm} ($v_{id} = 0$)

 $v_{i1} = v_{ic}$ $v_{i2} = v_{ic}$

The drain currents must be identical



 $R_{ss} \mbox{ and } I_{ss} \mbox{ can be split in 2 as shown}$

No current will flow in the lead connecting the two sources

The common mode half circuit is a source degenerated SC pair

When the amplifier amplifies the voltage difference and rejects the common mode then it is a desirable situation

Any common variations in the input signal are cancelled out when using the difference voltage (i.e. supply voltage variations, coupling, etc.)

Differential-mode gain A_{dm} (v_{ic} = 0)

$$v_{i1} = \frac{v_{id}}{2} + v_{ic}$$
$$v_{i2} = -\frac{v_{id}}{2} + v_{ic}$$

v. .

The circuit is perfectly balanced and symmetrical

Node A does not experience any change in voltage. Signals at the gates of M1 and M2 are equal and opposite \Rightarrow node A is at an ac ground



Can use a simplified half circuit for analysis



Page 62 ECE 422/522

$$G_m = \frac{g_m}{1 + g_m(2R_{SS})} \text{ and}$$

$$A_{cm} = \frac{v_{oc}}{v_{ic}} = -G_m(R_D \parallel r_o)$$

$$A_{cm} \approx \frac{-g_m R_D}{1 + 2g_m R_{SS}} \text{ for } r_o \gg R_D$$

Common Mode Rejection Ratio (CMRR)

$$CMMR \equiv \frac{A_{dm}}{A_{cm}}$$

Desired signal – differential signal Undesired signal – common mode signal Desire large CMRR

CMRR for MOS SC pair

$$CMMR = \frac{g_m R_D}{\frac{g_m R_D}{1 + 2g_m R_{SS}}} = 1 + 2g_m R_S$$

CMRR improved if $R_{\mbox{\scriptsize ss}}$ is large i.e. need a good quality current source

Input Common-mode range

Range of input common mode voltage that will keep transistors in saturation

For M1 (M2) in saturation

Page 64 ECE 422/522





$$\begin{split} V_{DS} &= V_{DD} - I_{D1} R_D - V_S \\ V_{GS} &= V_{ic} - V_S \\ saturation: \quad V_{DS} \geq V_{Dsat} = V_{GS} - V_T \end{split}$$

 $\therefore V_{DD} - I_{D1}R_D - V_S \ge V_{ic} - V_S - V_T$ $\Rightarrow V_{ic} \le V_{DD} - I_{D1}R_D + V_T$ $\therefore V_{ic(\max)} \le V_{DD} - I_{D1}R_D + V_T$

Need to make sure current source operates properly. Say a voltage V₁ is required across the current source, then

 $V_{ic} - V_{GS1} \geq V_I$ V_{GS1} is determined by amount of current through M1 $V_{ic} \ge V_I + V_{GS1}$ $V_{ic(\min)} = V_{GS1} + V_I$ $V_{ic(\min)} = V_{Dsat1} + V_T + V_I$ $V_{Dsat1} = V_{max}$ at I_{SS} $V_{Dsat1} = \frac{V_{max}}{\sqrt{2}}$ at $\frac{I_{SS}}{2}$

More on CMRR

$$CMMR = \frac{g_m R_D}{\frac{g_m R_D}{1 + 2g_m R_{SS}}} = 1 + 2g_m R_{SS} \approx 2g_m R_{SS}$$
$$CMMR \approx 2 \left(\frac{2I_{D1}}{V_{GS1} - V_T}\right) R_{SS}$$

Page 65 ECE 422/522

$I_{D1} = \frac{I_{SS}}{2} \Rightarrow CMMR \approx 2 \frac{I_{SS} R_{SS}}{V_{GS1} - V_T}$

For high CMRR:

Make $(V_{GS1} - V_{T)}$ small but not in subthreshold region Make IssRss large i.e. good current source

CMRR expressed in dBs is $\frac{20\log \frac{A_{dm}}{A_{cm}}}{20\log \frac{A_{dm}}{A_{cm}}}$

<u>Example</u> V_{T0} = 0.8, K' = 77 μ A/V², V_{SB} = 0 V, W = 10 μ , L = 2 μ , I_{SS} = 100 μ A, $R_{SS} = 1M\Omega$, $R_D = 100K\Omega$

$$\begin{split} V_{GS} - V_T &= \sqrt{\frac{2I_D}{K'\frac{W}{L}}} = \sqrt{\frac{I_{SS}}{K'\frac{W}{L}}} = \sqrt{\frac{100\mu}{77\mu\frac{10\mu}{2\mu}}} = 0.51V\\ CMRR &= 20\log\left(\frac{2\times100\mu\times1M}{0.51}\right) = 52dB\\ g_m &= \frac{2I_{D1}}{V_{GS1} - V_T} = \frac{I_{SS}}{V_{GS} - V_T} = \frac{100\mu A}{0.51V} = 196\mu A/V\\ A_{dm} &= -g_m R_D = 196\mu\times100K = -19.6\\ A_{cm} &= \frac{-g_m R_D}{1 + 2g_m R_{SS}} = \frac{-19.6}{1 + 2(196\mu)(1M)} = -0.05 \end{split}$$

Small-signal circuit analysis (single-ended input)

て

v

g_mv_{gs2}

Page 66 ECE 422/522

Single-ended Input to MOS SC pair

Now consider the case where the input signal v_i is applied to M1 and M2 is grounded and the output is taken at the drain of M2

 $v_o = -\frac{v_{od}}{2} + v_{oc}$ $v_o = -\mathbf{A}_{dm} \frac{v_{id}}{2} + \mathbf{A}_{cm} v_{ic}$ Note that if the output is taken between one node and ground, the gain is 1/2 compared to taking the output differentially The common-mode gain is not halved. $v_{id} = v_i - 0 = v_i$

$v_{ic} = \frac{v_i + 0}{2} = \frac{v_i}{2}$

Remark

Note that it doesn't matter to Adm if the input is applied all to one input or to both, only the magnitude of the difference matters.

It does matter to Acm whether the input is applied differentially or to a single side since there is a common-mode component for a single-sided input.

$$v_o = -\frac{A_{dm}}{2}(v_i) + A_{cm}\left(\frac{v_i}{2}\right)$$
$$v_o = \left(\frac{19.6}{2} - \frac{0.05}{2}\right)v_i = 9.78v_i$$
$$\therefore Gain = \frac{v_o}{v_i} = 9.78$$

Page 67 ECE 422/522

Find
$$A_v = \frac{v_o}{v_i}$$

 $v_o = -g_m R_D v_{gs2}$
 $v_i = v_{gs1} - v_{gs2}$
Also $(g_m v_{gs1} + g_m v_{gs2}) R_{SS} = -v_{gs2}$
 $\therefore v_{gs1} = -\frac{(1 + g_m R_{SS})}{g_m R_{SS}} v_{gs2}$
Then $v_i = v_{gs1} - v_{gs2} = -\left[1 + \frac{(1 + g_m R_{SS})}{g_m R_{SS}}\right] v_{gs2}$
or $v_{gs2} = -\frac{g_m R_{SS}}{1 + 2g_m R_{SS}} v_i$
 $\therefore A_v = \frac{v_o}{v_i} = g_m R_D \left(\frac{g_m R_{SS}}{1 + 2g_m R_{SS}}\right)$

Remark

$$A_{v} = -\frac{A_{dm}}{2} + \frac{A_{cm}}{2}$$
$$A_{v} = \frac{1}{2} \left(g_{m} R_{D} - \frac{g_{m} R_{D}}{1 + 2g_{m} R_{SS}} \right)$$

Page 68 ECE 422/522

$$A_{v} = \frac{1}{2} \left(\frac{g_{m}R_{D} + 2g_{m}R_{D}g_{m}R_{SS} - g_{m}R_{D}}{1 + 2g_{m}R_{SS}} \right)$$
$$A_{v} = g_{m}R_{D} \left(\frac{g_{m}R_{SS}}{1 + 2g_{m}R_{SS}} \right) \text{ as expected!}$$





If V_{DS1} and V_{DS2} are the same, mismatch in channel lengths lead to mismatches in λ and error in I_D

MOSFET Current Sources Current sources are used as **Biasing elements** Load devices (instead of resistors) in amplifier stages High incremental resistance of current sources \Rightarrow High voltage gain at low supply voltages Requires less layout area than resistors Key idea If r_o is neglected, the current I_D of a FET is only a function of V_{GS} in saturation. To generate a certain current I_o In Saturation Determine V_{GS} required to support I_o $V_{GS} = V_T$ and apply across G-S of MOSFET in W saturation. Can also obtain multiple copies of I_o if M1 and M2 are identical. Generation of V_{GS} M1 is always in saturation $V_{DD} = I_R R + V_{GS}$ $V_{DD} = I_R R + V_T + \sqrt{\frac{2I_R}{K'\frac{W}{L}}}$ Solve for I_R Page 70 ECE 422/522

- For current source matching must use identical channel lengths
- Ratio of currents is set by channel width, W

Minimum possible voltage for proper operation

 V_{omin} = minimum value of VDS of M2 that ensures saturation

$$v_{o\min} = V_{Dsat} = V_{GS} - V_T = \sqrt{\frac{2I_o}{K' W_L}}$$

Small signal analysis

 $v_{BS1} = v_{BS2} = 0$

Since V_{gs} is held fixed by I_R , v_{gs} = 0

From the above simplified circuit $R_o = r_{o2}$

Desired properties of current sources
 Large output resistance R_o

Page 72 ECE 422/522

- Large range of V_o for which R_o is high i.e. small V_{omin}
- Matching of currents

For the simple current source $R_o = r_{o2}$. How does one improve R_o? One solution is to use a cascode connection, which gives a very high R₀.



MOS cascode current source

Calculation of Ro of cascode current source

First determine Ro of following circuit:



Page 73 ECE 422/522

For a simple current source $V_{omin} = \sim 1.1 - 1.4$ V since $\Delta V \sim 250$ -300mV and V_T is typically between 0.6 and 0.8 V.

Problem

Although ΔV can be reduced by using large W, the V_T term represents a significant loss of voltage swing!

It would be nice if V_{omin} contained no V_T term

Lowest possible value for V_B is when M1 enters non-saturation Bias M1 at the edge of saturation i.e. $V_B = \Delta V$ Need to bias V_A at V_T + Δ V above V_B for M2 to be in saturation Thus V_A needs to be V_T + 2 Δ V but the circuit generates 2(V_T + Δ V) so we need a level-shifting arrangement of V_T

Conceptual picture



$$v_{x} = v_{s} + (i_{x} - g_{m}v_{gs} - g_{mb}v_{bs})r_{o}$$

$$v_{x} = i_{x}R_{s} + (i_{x} + (g_{m} + g_{mb})i_{x}R_{s})r_{o}$$

$$v_{x} = i_{x}(R_{s} + r_{o} + (g_{m} + g_{mb})R_{s}r_{o})$$

$$R_{o} = \frac{v_{x}}{i_{x}} = R_{s} + r_{o} + (g_{m} + g_{mb})R_{s}r_{o}$$

We know that R_0 of M1 in cascode current source = r_{01}

Therefore in above circuit $R_S = r_{o1}$ and $r_o = r_{o2}$ so

$$R_o = r_{o1} + r_{o2} + (g_{m2} + g_{mb2})r_{o1}r_{o2}$$

Can realize very high Ro by addition of more stacked cascode devices



Page 74 ECE 422/522

Practical implementation of V_T level shift $V_{GS5} = \Delta V + V_T$ $\Rightarrow V_C = V_A - (\Delta V + V_T)$ With $V_A = 2(V_T + \Delta V)$ $\Rightarrow V_C = \Delta V + V_T$ _eve However, $V_C = V_T + 2\Delta V$ is what is shift M3 M5 required. Increase V_A by $\Delta V \Rightarrow$ V_{GS3} needs to increase by ΔV $V_{GS3} = V_T + 2\Delta V \Rightarrow$ decrease W/L of M3 by 4x M4 $\frac{2I_D}{K' \frac{W}{M} \frac{1}{1}}$ $\Delta V = \sqrt{\frac{2I_D}{K' W/L}};$ $2\Delta V =$ Also implement I_{Bias} with another mirror 2V₊+3∆V This circuit is called a high-

swing cascode V_{omin} = $2\Delta V \sim 500\text{-}600 mV$



Example (high-swing triple cascode)



Current sources as active loads

Why active loads and not passive loads?

For the simple CS stage

$$A_{v} = \frac{v_{o}}{v_{i}} = -g_{m}R_{L}$$

$$A_{v} = -\frac{2I_{D}}{V_{GS} - V_{T}}R_{L} = -\frac{2}{V_{GS} - V_{T}}\{I_{D}R_{L}\}$$

To obtain large gains I_DR_L should be large. For M1 to be in saturation: $V_{omin} = V_{Dsat}$

Page 77 ECE 422/522

$$\begin{aligned} &\frac{\partial V_{DS}}{\partial I_D} = r_o \\ &r_o \approx \frac{1}{\lambda I_D} \Rightarrow r_o I_D = \frac{1}{\lambda} = 50V \text{ for } \lambda = 0.02 \text{ V}^{-1} \end{aligned}$$

If a simple resistor of value r_o were used, then a 50 V drop would be required to support the same current.

Summary

Use of r_0 of a MOSFET allows high voltage gain without requiring large power supply voltages.

Common source amplifier with active load



Assume M1, M2 and M3 are in saturation

$$\begin{split} V_x &= V_{TP} + V_{Dsat} = V_{TP} + \sqrt{\frac{2I_{ref}}{K^* (W_L)_3}} \\ I_{ref} &= \frac{K_P'}{2} \left(\frac{W}{L}\right)_3 \left(V_x - V_{TP}\right)^2 \left(1 + \lambda_P V_x\right) \\ I_2 &= \frac{K_P'}{2} \left(\frac{W}{L}\right)_2 \left(V_x - V_{TP}\right)^2 \left(1 + \lambda_P \left(V_{DD} - V_o\right)\right) \end{split}$$

$V_{DD} = V_{omin} + I_D R_L$

Large implies V_{DD} should be large which is not always practical.

How do we overcome this problem?

Use a load element which has the following properties

- A <u>large</u> variation in the voltage drop across it results in a <u>small</u> variation in the current through it. i.e. a <u>large</u> incremental resistance
- Support a large dc current without dropping a large dc voltage across itself



Both loads 1 and 2 show the same variation in I as V is varied (the slope is $1/R_{\rm L}$ for both)

However, for a given bias current I_{Q} , load 2 produces a much smaller dc drop V_{Q2} than load 1 for which the drop is V_{Q1}

Recall the ID-VDS characteristic of a MOSFET. The equivalent small-signal resistance, as a load, is



Page 78 ECE 422/522

with
$$\left(\frac{W}{L}\right)_2 = \left(\frac{W}{L}\right)_3$$
 we have
 $I_2 = \frac{\left(1 + \lambda_P (V_{DD} - V_o)\right)}{\left(1 + \lambda_P V_x\right)} I_{ref}$
 $I_2 = I_1 = \frac{K_N'}{2} \left(\frac{W}{L}\right)_1 (V_i - V_{TN})^2 (1 + \lambda_N V_o)$
 $\therefore \frac{\left(1 + \lambda_P (V_{DD} - V_o)\right)}{\left(1 + \lambda_P V_x\right) (1 + \lambda_N V_o)} I_{ref} = \frac{K_N'}{2} \left(\frac{W}{L}\right)_1 (V_i - V_{TN})^2$
Assume $\lambda_P (V_{DD} - V_o) <<1, \ \lambda_P V_x <<1, \ \lambda_N V_o <<1$

$$\begin{aligned} \frac{1}{1+\delta} &\approx 1-\delta & \text{for } \delta <<1\\ (1+\delta)(1+\alpha) &\approx 1+\delta+\alpha & \text{for } \delta, \alpha <<1\\ &\therefore \frac{K_N}{2} \left(\frac{W}{L}\right)_1 (V_i - V_{TN})^2 &\approx I_{ref} \left[(1+\lambda_P (V_{DD} - V_o))(1-\lambda_P V_x)(1-\lambda_N V_o) \right]\\ &\approx I_{ref} \left[1+\lambda_P (V_{DD} - V_o) - \lambda_P V_x - \lambda_N V_o \right]\\ &\approx I_{ref} \left[1+\lambda_P (V_{DD} - V_x) - (\lambda_P + \lambda_N) V_o \right] \end{aligned}$$

solving for Vo we have

$$V_o = \frac{\lambda_P}{\lambda_P + \lambda_N} \left(V_{DD} - V_x \right) + \frac{1}{\lambda_P + \lambda_N} \left[1 - \frac{1}{I_{ref}} \frac{K_N}{2} \left(\frac{W}{L} \right)_1 \left(V_i - V_{TN} \right)^2 \right]$$

 $\frac{\textbf{Remark}}{V_o \text{ extremely sensitive to } V_i \text{ and } I_{\text{ref.}}$

 $\frac{Example}{\text{If } V_{\text{DD}} = 5\text{V}, \ \lambda_{\text{p}} = \lambda_{\text{n}} = 0.02, \ \text{V}_{\text{x}} = 1.2\text{V}}$ $V_{o} = \frac{0.02}{0.04} (5 - 1.2) + \frac{1}{0.04} \left[1 - \frac{1}{I_{ref}} \frac{K_{N}}{2} \left(\frac{W}{L} \right)_{1} (V_{i} - V_{TN})^{2} \right]$

Page 80 ECE 422/522

$$V_o = \frac{1}{2}(3.8) + 25 \left[1 - \frac{1}{I_{ref}} (\text{current from M1})\right]$$

The factor of 25 makes it difficult to bias properly in this configuration of current source biasing

<u>Remark</u>

Small-signal analysis $A_v = -g_m(r_{o1} || r_{o2})$ $R_o = r_{o1} || r_{o2}$

Source-coupled pair with active load





Small-signal Gain



Bias value of V_{op} extremely sensitive to I_{ref1} and I_{ref2} .

Need to modify the circuit to stabilize the bias voltages

<u>Remark</u>

M2 and M3 form a cascode so the output is very sensitive to the voltage at the gate of M3/M4 i.e. $I_{\rm ref1}.$

Use a current mirror for the active load \Rightarrow bias voltages get stabilized

If I_{ref} increases, then I_1 and I_2 increase because of M3/M4 current mirror, I_3 increases by an equal amount $\Rightarrow I_2$ and I_3 are equal



In the previous circuit they could be different.

Consider a signal $v_{\mbox{\scriptsize id}}$ applied to the input

If v_{id} increases, then I_1 increases and I_2 decreases I_3 also increases because of the M3/M4 mirror \Rightarrow Current (I_2-I_3) is pumped into the output resistance at v_{out} , which if unloaded is $r_{o2}||r_{o4}$

Small-signal analysis

Calculation of gain and R_o

Recall

Page 82 ECE 422/522

$$\begin{aligned} v_o \Biggl(\frac{1}{2r_{op}} + \frac{1}{2g_m r_{op} r_{on}} \Biggr) + g_m \Biggl(1 + \frac{1}{g_m r_{on}} \Biggr) v_s &= g_m \frac{v_{id}}{2} \\ \frac{1}{r_o} << g_m \Rightarrow \frac{1}{r_o g_m} << 1 \\ \therefore \frac{v_o}{2r_{op}} + g_m v_s &= g_m \frac{v_{id}}{2} \qquad (1) \end{aligned}$$
At node 1
 $i_1 + g_m v_{gs2} + (v_o - v_s) / r_{on} = 0$
 $\therefore v_o \Biggl(\frac{1}{2r_{op}} + \frac{1}{r_{on}} \Biggr) - g_m \Biggl(1 + \frac{1}{g_m r_{on}} \Biggr) v_s = g_m \frac{v_{id}}{2} \text{ or}$
 $v_o \Biggl(\frac{1}{2r_{op}} + \frac{1}{r_{on}} \Biggr) - g_m v_s = g_m \frac{v_{id}}{2} \qquad (2) \end{aligned}$
Adding equations (1) and (2)
 $\frac{v_o}{2r_{op}} + v_o \Biggl(\frac{1}{2r_{op}} + \frac{1}{r_{on}} \Biggr) = g_m v_{id}$

$$\therefore A_{v} = \frac{v_{o}}{v_{id}} = g_{m} \left(\frac{1}{\frac{1}{r_{op}} + \frac{1}{r_{on}}} \right) = g_{m} \left(r_{op} \parallel r_{on} \right)$$

Page 84 ECE 422/522





Page 85 ECE 422/522

So current through M2 is $\frac{v_x}{2r_{on}}$ which flows into M1 and 1/g_m and

therefore $i_1 = \frac{v_x}{2r_{on}}$. At node A then :

$$\begin{split} \dot{i}_x &- \frac{v_x}{2r_{on}} - \frac{v_x}{2r_{on}} - \frac{v_x}{r_{op}} = 0 \\ & \left(\frac{1}{r_{on}} + \frac{1}{r_{op}}\right) v_x = \dot{i}_x \\ \Rightarrow & R_o = r_{on} \parallel r_{op} \end{split}$$

Simplified analysis for G_m



 $i_1 = -i_2$ The gain of a SF is $\frac{g_m R_S}{1 + g_m R_S}$

$$i_{1} - g_{m}v_{s} + \frac{v_{x}}{r_{on}} = 0 \implies i_{1} + i_{1} + \frac{v_{x}}{r_{on}} = 0 \implies 2i_{1} = -\frac{v_{x}}{r_{on}}$$

Substitute in equation 1
$$v_{x} + i_{n} = v_{x} = 0 \implies (1 + 1)v_{n} = i_{n}$$

 $-\frac{v_x}{r_{on}} + i_x - \frac{v_x}{r_{op}} = 0 \implies \left(\frac{1}{r_{on}} + \frac{1}{r_{op}}\right) v_x = i_x$ $\therefore R_o = r_{on} \parallel r_{op}$

Simplified analysis for R_o







<u>Remark</u>

The small-signal gain $A_v = G_m R_o$ for a non-inverting amplifier $\Rightarrow A_v = g_m(r_{on}||r_{op})$

Common-mode Rejection

Assume all transistors are matched: M1 with M2, M3 with M4

 $\begin{array}{l} \mbox{Increase} \ V_{ic} \Rightarrow \ V_A \ \mbox{increases} \\ \mbox{This causes} \ I_T \ \mbox{to increase because} \\ \mbox{of current through} \ R_{SS} \\ \mbox{Therefore} \ I_1 \ \mbox{and} \ I_2 \ \mbox{both increase but} \\ \mbox{remain equal} \\ \mbox{Thus} \ I_0 = 0 \Rightarrow V_0 \ \mbox{does not change} \end{array}$

Can short B and C since $V_o = V_C$.





The circuit is very insensitive to input common mode changes \Rightarrow CMRR is very high

Page 89 ECE 422/522

Operational Amplifiers



Applications of Op amps

Inverting, non-inverting amplifiers Voltage follower Differential amplifier Nonlinear analog operations Log, exponential, limiting, rectification, square rooting Integrator, Differentiator Switched-capacitor integrator

Basic Feedback Concepts



Gain of the system in absence of feedback in called open-loop gain: a of the amplifier

With the feedback the gain is closed-loop gain f is usually < 1

Page 91 ECE 422/522

Summary of differential to single-ended circuits



Parameter	Circuit A	Circuit B
G _m	$\frac{g_m}{2}$	g_m
Ro	$R_L \parallel r_{on}$	$r_{op} \parallel r_{on}$
A _v	$\frac{g_m}{2}(R_L \parallel r_{on})$	$g_m(r_{op} \parallel r_{on})$
CMRR	$1+2g_m R_{SS}$	$\frac{2R_{SS}g_{mp}g_{mn}}{g_{on}+g_{op}}$

Remarks

- Effective G_m in circuit B is twice that of circuit A because of the current mirror active load
- The CMRR of circuit B is much superior to that of circuit A
- Circuit B delivers much higher voltage gain than circuit A
- Circuit B has a much higher Ro than circuit A

Page 90 ECE 422/522

The block diagram is that of negative feedback $S_o = aS_c = a(S_i - S_{fb}), \quad S_{fb} = fS_o$ $S_o = a(S_i - fS_o)$

$$\Rightarrow \frac{s_0}{S_i} = \frac{a}{1+af} \quad \leftarrow \text{ closed - loop gain}$$

T = af is called the loop gain

$$\lim_{af \to \infty} \frac{a}{1+af} = \frac{1}{f}$$

<u>Remark</u>

The closed-loop gain is independent of any variations in a. f is typically composed of passive elements.

Inverting amplifier

At node 1
$$I_1 - I_2 = 0$$

 $\frac{V_S - V_i}{R_1} - \frac{V_i - V_o}{R_2} = 0$
 $\frac{V_S}{R_1} + \frac{V_o}{R_2} - \left(\frac{1}{R_1} + \frac{1}{R_2}\right)V_i = 0$
Since $V_o = -aV_i \Rightarrow V_i = \frac{-1}{a}V_o$
 $\frac{V_S}{R_1} + \frac{V_o}{R_2} + \frac{1}{a}\left(\frac{1}{R_1} + \frac{1}{R_2}\right)V_o = 0$
 $V_o\left[\frac{1}{R_2} + \frac{1}{aR_1} + \frac{1}{aR_2}\right] = -\frac{V_S}{R_1}$

Page 92 ECE 422/522

If a is large enough so that

$$\frac{1}{a} \left(1 + \frac{R_2}{R_1} \right) << 1 \text{ then}$$
$$\frac{V_o}{V_S} \approx -\frac{R_2}{R_1}$$

Remarks

- Closed-loop gain depends only on external passive components R_1 and R_2
- If a were to change from 5x10⁴ to 10⁵, this 100% increase in gain would have no observable effect on closed-loop performance. Performance independent of variations in a.

Summing-Point Constraints

Negative feedback circuit, stable operating point Gain of opamp is large

$$V_i = \frac{V_o}{a} \to 0$$
 for large

 V_i = 0 is a summing-point constraint. Since V_i = 0, no voltage exists across the input resistance of opamp \Rightarrow no current flows into the opamp input terminals.

Revisit inverting amplifier

$$I_{1} = \frac{V_{S}}{R_{1}}; \quad I_{1} = I_{2}$$

$$\therefore V_{o} = -R_{2}I_{2} = -R_{2}I_{1} = -\frac{R_{2}}{R_{1}}V_{S}$$

$$\stackrel{V_{o}}{=} -\frac{R_{2}}{R_{1}}$$

$$\stackrel{V_{o}}{=} -\frac{R_{2}}{R_{1}}$$

Page 93 ECE 422/522

$$V_o = V_x \left(1 + \frac{R_2}{R_1} \right) - \frac{R_2}{R_1} V_2 = \frac{R_2 + R_1}{R_1} V_x - \frac{R_2}{R_1} V_2$$
$$V_o = \frac{R_2 + R_1}{R_1} \left(\frac{R_2}{R_1 + R_2} \right) V_1 - \frac{R_2}{R_1} V_2 = \frac{R_2}{R_1} (V_1 - V_2)$$

Logarithmic Amplifier

$$\begin{split} I_1 &= \frac{V_S}{R} = I_C = I_S e^{V_{w}} / V_T \\ V_{be} &= V_T \ln \frac{I_C}{I_S} = V_T \ln \frac{V_S}{I_S R} \\ \Rightarrow V_o &= -V_{be} = -V_T \ln \frac{V_S}{I_S R} \end{split}$$

Integrator/Differentiator









V_o

Non-inverting amplifier



Common-mode input voltage = V_s .

Voltage Follower





Differential Amplifier



Page 94 ECE 422/522

General Impedances (s-domain)



Deviations from ideality in real opamps 1) Finite gain

Gain is high and can use summing-point constraints in a

- feedback configuration
- 2) Input bias current
- Not of significance in MOS opamps
- 3) Input offset current
- Not in MOS opamps
- 4) Input offset voltage
 - Due to process variations. Places a lower limit on the magnitude of the dc voltage which can be accurately amplified
- 5) Common-mode rejection ratio

$$CMRR = \frac{A_{dm}}{A_{cm}}$$

- $R_{in} = \infty$ for MOSFET inputs
- Even otherwise has little effect on circuit performance in closed-loop configurations

7) Output Resistance

Typically 40-100 Ω . Affects stability under large capacitive loading

Page 96 ECE 422/522

8) ac and transient behavior

Unity gain bandwidth ~1 to 100 MHz Compensation to ensure circuit does not oscillate Slew rate limitations



CMOS Opamps



- 1 amplify voltage differences between the input terminals, independent of their common-mode voltage
- 2 convert differential signal into single-ended 3 – dc level shift to properly bias the second gain stage
- 4 second gain stage for additional gain
- 5 output stage required for driving heavy resistive loads and large off-chip capacitances
- MOS opamps are typically used for on-chip applications where they drive small capacitive loads
 - \Rightarrow Output stage is not necessary

Page 97 ECE 422/522

DC Analysis of the CMOS Two-Stage Opamp

Assumption

The opamp is within a feedback loop that forces the output to some specified voltage, usually zero. Because of the large gain, if this assumption is not made, output would be at V_{DD} or V_{SS}. Example: $0.1 \text{mV} V_{OS}$ and a gain of $10^5 \Rightarrow V_o = 10 \text{ V}!$



Input Differential Amplifier

n-channel or p-channel

In n-well technologies (where p-channel transistors are in a well) p-channel stages are used to reduce power-supply coupling. Source and bulk are tied together.

Differential to single-ended conversion

A current mirror active load provides this function. This functional block can be implemented in the first stage itself



 $\underline{Note:}~V_{DS4}$ = V_{GS3} This can be shown by taking I_{D3} and I_{D4} and setting them both equal to $I_{SS}/2$

$$\begin{aligned} & H_{D3} = \frac{1}{2} K' \frac{W}{L} (V_{GS3} - V_T)^2 (1 + \lambda V_{GS3}) = \frac{I_{SS}}{2} \\ & H_{D4} = \frac{1}{2} K' \frac{W}{L} (V_{GS3} - V_T)^2 (1 + \lambda V_{DS4}) = \frac{I_{SS}}{2} \\ & \because V_{GS3} = V_{DS4} \end{aligned}$$

Page 98 ECE 422/522



$$I_{D1} = I_{D2} = \frac{I_{ss}}{2} = I_{D3} = I_{D4}$$

Since
$$V_4 = V_{SS} + V_{DS4} = V_{SS} + V_{GS3}$$

$$V_4 = V_{SS} + V_{Tn} + \sqrt{\frac{I_{SS}}{K'\left(\frac{W}{L}\right)_3}}$$

(ignoring channel-length modulation)

The first-stage output is one V_{GS} above $V_{\text{SS}}.$ The next stage must shift the dc level toward the positive supply voltage

Level shifting can be done by a p-channel source follower or by using an n-channel MOSFET as a common-source amplifier. An n-channel CS amplifier provides level shifting and added gain in a single stage. A p-channel current mirror is used to maximize second-stage gain.

Complete Topology



 C_{C} – compensation capacitor to ensure feedback amplifier is stable

Also $I_{D7} = I_{D6}$ since $I_0=0$

Calculation of Node Voltages

Node 1:
$$V_1 = V_{DD} - |V_{GS8}|$$

 $|V_{GS8}| = |V_{TP}| + \sqrt{\frac{2I_{ref}}{K'_P (W'_L)_8}}$
 $\therefore V_1 = V_{DD} - |V_{TP}| - \sqrt{\frac{2I_{ref}}{K'_P (W'_L)_8}}$

Page 101 ECE 422/522

1) A systematic offset due to improper transistor sizing and/or bias conditions

2) A random offset which is due to random parameter variations in the IC fabrication process

For the 2 stage CMOS opamp if the inputs are grounded and we also require V_o = 0 then $~I_{D7}$ = I_{D6} and V_{D1} = $V_{D2}~$ or V_3 = V_4

Which gave us the condition



Remark

To minimize the effects of random process-induced channellength variations on the matching of the devices, and thus the random offset, <u>the channel lengths of M3, M4 and M6 must be</u> <u>identical</u>. The current ratios must be provided by a proper choice of channel widths. As usual there are tradeoffs involved.

Common-mode input range

For V_{id} = 0, it is the difference between the highest dc commonmode input voltage V_{ic-max} and the lowest dc common-mode input voltage V_{ic-min} such that all devices remain in their constant current regions (saturation region).

V_{ic-max}

As V_{ic} is increased, $\left|V_{\text{DS5}}\right|$ decreases and M5 will enter non-saturation.

Page 103 ECE 422/522

Node 2:
$$V_2 = |V_{GS1,2}|$$
 M1 & M2 identical
 $V_2 = |V_{TP}| + \sqrt{\frac{2^{I_{D5}/2}}{K'_P (W'_L)_{1,2}}}$
Node 3: $V_3 = V_{SS} + V_{GS3,4}$
 $V_3 = V_{SS} + V_{Tn} + \sqrt{\frac{2^{I_{D5}/2}}{K'_N (W'_L)_{3,4}}}$
Node 4: $V_4 = V_{SS} + V_{Tn} + \sqrt{\frac{2I_{D7}}{K'_N (W'_L)_{6}}}$

To avoid creating a systematic offset voltage we must impose the constraint

$$V_{D1} = V_{D2} \Longrightarrow V_3 = V_4$$

$$\therefore \frac{I_{D5/2}}{(W/L)_{3,4}} = \frac{I_{D7}}{(W/L)_6}$$

But current in M5 and M7 are also related as

$$\frac{I_{D7}}{I_{D5}} = \frac{\binom{W}{L}_{7}}{\binom{W}{L}_{5}} = \frac{\binom{W}{L}_{6}}{2\binom{W}{L}_{3,4}}$$

More on Systematic Offset Voltage

Recall

The input offset voltage V_{OS} is the differential input voltage for an output voltage of 0V. It has two components

Page 102 ECE 422/522



- For V_{ic-max} to be close to V_{DD} , reduce $|V_{GS5}|$ and $|V_{GS1}|$ i.e. increase W/L
- In the limit $|V_{GS5}| \approx |V_{TP}| + \Delta \approx |V_{GS1}|$

$$\therefore V_{ic-\max} \rightarrow V_{DD} - \left| V_{TP} \right| - 2\Delta$$

V_{ic-min}

Ensure M1, M2 are in saturation

$$\begin{split} V_{D1} = V_{SS} + V_{GS3} = V_{SS} + V_{TN} + \sqrt{\frac{2(I_{SS}/2)}{K'_N(W/L)_3}} & & \downarrow_{I_{SS}} \\ |V_{DS1}| = V_{S1} - V_{D1} & & V_{IC} \\ V_{S1} = V_{Ic} + |V_{GS1}| & & V_{D1} = |V_{GS1}| - |V_{TP}| & & \downarrow_{D1} \\ & \therefore |V_{DS1}| = V_{Ic-\min} + |V_{GS1}| - V_{D1} = |V_{GS1}| - |V_{TP}| & & \downarrow_{D2} \end{split}$$

V_{ss}

Page 104 ECE 422/522

$$\therefore V_{ic-\min} = V_{D1} - |V_{TP}| = V_{SS} + |V_{GS3}| - |V_{TP}|$$
$$V_{ic-\min} = V_{SS} + V_{TN} + \sqrt{\frac{I_{SS}}{K'_N (W/L)_3}} - |V_{TP}|$$

<u>Remark</u>

- Increasing $\left(\frac{W}{L}\right)_{3,4}$ lowers V_{ic-min} (i.e. improves)
- In the limit, $V_{ic\text{-min}} \approx V_{SS}$ if the n- and p-channel thresholds are equal

Output Voltage Range

M6 and M7 limit output range M7 saturated for:

$$\begin{split} |V_{DS7}| &= V_{DD} - V_o \ge |V_{GS7}| - |V_{TP}| \\ \text{i.e.} \ V_{o-\text{max}} &= V_{DD} - |V_{GS7}| + |V_{TP}| \\ V_{o-\text{max}} &= V_{DD} - \sqrt{\frac{2I_{D7}}{K'_P (W/L)_7}} \end{split}$$

M6 saturated for:

$$V_{DS6} = V_o - V_{SS} \ge V_{GS6} - V_{TN}$$
$$V_{o-\min} = V_{SS} + \sqrt{\frac{2I_{D7}}{K'_N (W/L)_6}}$$

DC (low-frequency) Gain

Since the MOSFET has an infinite input resistance consider the 2 stages separately $% \left({{{\rm{S}}_{{\rm{s}}}}_{{\rm{s}}}} \right)$

Page 105 ECE 422/522

$$\left(\frac{W}{L}\right)_{\max} = \frac{150\,\mu}{3\,\mu} = 50$$

Need large g_m for improved bandwidth, as we shall see later.

Small V_{GS} - V_T for high common-mode input and output ranges \Rightarrow Large W/L for the signal path



Power constraint \Rightarrow bias current add to $\frac{1.25mW}{2.5V - (-2.5)V} = 250\mu A$ Bias first and second stages at 100 μ A each \Rightarrow I_{ref} = 50 μ A

 $V_{DS6} = V_o - V_{SS} \ge V_{GS6} - V_{TN}$ $g_m = \sqrt{2K'I_DW/L}$

For large g_{m} and small V_{GS} - V_{T}



Design Example of 2-Stage Opamp

Specifications

 V_{DD} = 2.5 V, V_{SS} = -2.5 V. Total power dissipation = 1.25 mW Area constraints and high r_o requirement $\Rightarrow W_{max}$ = 150 μ , L_{min} = 3 μ

Page 106 ECE 422/522

Note

We are keeping L's identical for matching $\binom{W}{L_8} = \frac{1}{2} \binom{W}{L_5} = 25$

DC operating point This will be computed with V_{i1} = V_{i2} = 0 and V_o = 0, assuming a feedback arrangement.

Transistor data n-channel: V_T = 0.7 V, λ = 0.09/L μ /V, K' = 50 μ A/V² p-channel: V_T = -0.7 V, λ = 0.09/L μ /V, K' = 25 μ A/V²

Node1:
$$|V_{GS8}| = |V_{TP}| + \sqrt{\frac{2I_{D8}}{K'_P (W/L)_8}} = 1.1V$$

 $\therefore V_{D1} = V_{DD} - |V_{GS8}| = 2.5 - 1.1 = 1.4V$
Node2: $|V_{GS2}| = |V_{TP}| + \sqrt{\frac{2I_{D2}}{K'_P (W/L)_2}} = 0.7 + \sqrt{\frac{2 \times 50\mu}{25\mu \times 50}} = 0.98V$

Page 108 ECE 422/522

Node3:
$$V_{GS3} = 0.7 + \sqrt{\frac{2 \times 50\mu}{50\mu \times 25}} = 0.98V$$

 $\therefore V_3 = -2.5 + 0.98 = -1.52V$
Node4: $V_{GS6} = 0.7 + \sqrt{\frac{2 \times 100\mu}{50\mu \times 50}} = 0.98V$
 $\therefore V_4 = -2.5 + 0.98 = -1.52V$

Operating point check

All devices should be in saturation for the circuit to work properly. Use SPICE to check individual transistors by hand.

Calculation of input common-mode range

$$\begin{split} V_{ic-\max} &= V_{DD} + \left| V_{TP} \right| - \left| V_{GSS} \right| - \left| V_{GS1} \right| \\ \left| V_{GSS} \right| &= 0.7 + \sqrt{\frac{2 \times 100 \,\mu}{25 \,\mu \times 50}} = 1.1 V \\ \therefore V_{ic-\max} &= 2.5 + 0.7 - 1.1 - 0.98 = 1.12 V \\ V_{ic-\min} &= V_{SS} + V_{GS3} - \left| V_{TP} \right| = -2.5 + 0.98 - 0.7 = -2.22 V \end{split}$$

Remark

 $\overline{V_{icm}}$ is asymmetrical. To increase V_{icmax} need to reduce $|V_{GS5}|$ and $|V_{GS1}| \Rightarrow M1$, M2 and M7 should be made wider or the length reduced. Both violate given constraints!

Output voltage range

$$\begin{split} V_{o-\max} &= V_{DD} + \left| V_{TP} \right| \cdot \left| V_{GS7} \right| = 2.5 - 0.4 = 2.1 \mathrm{V} \\ V_{o-\min} &= V_{SS} + \sqrt{\frac{2I_{D7}}{K'_N \left(W/L \right)_6}} = -2.5 + 0.28 = -2.22 \mathrm{V} \end{split}$$

Page 109 ECE 422/522





Could also use a .TF command for $A_{\mbox{\scriptsize cm}}$

SPICE file for measuring V_{os} and A_{dm}

' Two-stage op-amp

*inputs: inverting node 7, noninverting node 8

*Power supplies VDD 10 0 2.5 Vss 20 0 -2.5

*Current mirror M8 1 1 10 10 CMOSP L=3u W=75u Iref 1 20 50.0uA

*Differential amp *ISS

M5 2 1 10 10 CMOSP L=3u W=150u

*Drivers M1 3 7 2 2 CMOSP L=3u W=150u M2 4 8 2 2 CMOSP L=3u W=150u

*Active loads M3 3 3 20 20 CMOSN L=3u W=75u M4 4 3 20 20 CMOSN L=3u W=75u

*2nd stage M7 5 1 10 10 CMOSP L=3u W=150u M6 5 4 20 20 CMOSN L=3u W=150u

.MODEL CMOSN NMOS(LEVEL=1 KP=50u VTO=0.7 LAMBDA=0.03) .MODEL CMOSP PMOS(LEVEL=1 KP=25u VTO=-0.7 LAMBDA=0.03)

Page 111 ECE 422/522

Small signal quantities

g ۶

$$\begin{split} g_{m1} &= g_{m2} = \sqrt{2I_{D1,2}K'_{P}(W/L)_{1,2}} = \sqrt{2 \times 50\mu \times 25\mu(50)} = 353.5\mu 4/V \\ g_{m6} &= \sqrt{2I_{D7}K'_{N}(W/L)_{6}} = \sqrt{2 \times 100\mu \times 50\mu(50)} = 707\mu 4/V \\ r_{02} &= \frac{1}{\lambda_{P}I_{D1}} = \frac{1}{0.03 \times 50\mu} = 666.7K\Omega \\ r_{04} &= \frac{1}{\lambda_{N}I_{D2}} = r_{02} = 666.7K\Omega \\ r_{06} &= \frac{1}{\lambda_{P}I_{D7}} = \frac{1}{0.03 \times 100\mu} = 333.3K\Omega \\ \therefore A_{\nu} &= \frac{g_{m1}}{g_{o2} + g_{o4}} \frac{g_{m6}}{g_{o6} + g_{o7}} = 353.5\mu(666.7K \parallel 666.7K)707\mu(333K \parallel 333K) \\ A_{\nu} &= 140,000 \\ R_{o} &= r_{o6} \parallel r_{o7} = 166.7K\Omega \end{split}$$

SPICE simulations

Vos and open-loop gain



DC operating points



Page 110 ECE 422/522



5

SPICE file for measuring V_{os} Two-stage op-amp

*inputs: inverting node 7, noninverting node 8

*Power supplies VDD 10 0 2.5 Vss 20 0 -2.5

V_o 5

*Current mirror M8 1 1 10 10 CMOSP L=3u W=75u Iref 1 20 50.0uA

*Differential amp *ISS M5 2 1 10 10 CMOSP L=3u W=150u

*Drivers *unity gain feedback: output(5) connected to inverting input M13 6 2 2 CMOSP L=3u W=150u A2 4 8 2 2 CMOSP L=3u W=150u

*Active loads M3 3 3 20 20 CMOSN L=3u W=75u M4 4 3 20 20 CMOSN L=3u W=75u

*2nd stage M7 5 1 10 10 CMOSP L=3u W=150u M6 5 4 20 20 CMOSN L=3u W=150u

.MODEL CMOSN NMOS(LEVEL=1 KP=50u VTO=0.7 LAMBDA=0.03) .MODEL CMOSP PMOS(LEVEL=1 KP=25u VTO=-0.7 LAMBDA=0.03)

Page 112 ECE 422/522



Page 113 ECE 422/522

Output:

WinSpice 1 -> tf v(5) vic Transfer function analysis ... Iransfer function analysis ... WinSpice 2 -> print all transfer_function = 4.922230e-01 ACM output_impedance_at_v(5) = 1.694335e+05 vic#input_impedance = 1.00000e+20 WinSpice 3 -> ftv (5) vic Transfer function analysis ... WinSpice 1 -> ordt all $\begin{array}{l} \text{WinSpice 4 -> print all} & \textbf{A_DM} \\ \text{transfer_function = -1.61465e+04} & \textbf{A_DM} \\ \text{output_impedance_at_v(5) = 1.694335e+05} & \textbf{R_o} \\ \text{vid#input_impedance = 1.000000e+20} & \end{array}$





SPICE file for measuring input common-mode range and Acm * Two-stage op-amp *inputs: inverting node 7, noninverting node 8

V,

*Power supplies VDD 10 0 2.5 Vss 20 0 -2.5

*Current mirror M8 1 1 10 10 CMOSP L=3u W=75u Iref 1 20 50.0uA

*Differential amp *ISS M5 2 1 10 10 CMOSP L=3u W=150u

*Drivers M1 3 7 2 2 CMOSP L=3u W=150u M2 4 8 2 2 CMOSP L=3u W=150u *Active loads

M3 3 3 20 20 CMOSN L=3u W=75u M4 4 3 20 20 CMOSN L=3u W=75u

*2nd stage M7 5 1 10 10 CMOSP L=3u W=150u M6 5 4 20 20 CMOSN L=3u W=150u

.MODEL CMOSN NMOS(LEVEL=1 KP=50u VTO=0.7 LAMBDA=0.03) .MODEL CMOSP PMOS(LEVEL=1 KP=25u VTO=-0.7 LAMBDA=0.03)

vid 7 8 17.27u vic 8 0 0

.control tf v(5) vic run dc vic –2.5 2.5 .1 dc vic -2.5 2.5 .1 run plot v(5) dc vid -200u 200u 2u vic -2. 2. .5 run plot v(5) ocno .endc .end

Page 114 ECE 422/522

Frequency Response

Circuits operate at different frequencies

Example

- Audio amplifiers	20Hz-20KHz
- Telecommunication circuits	~ 200KHz

- Telecommunication circuits	~ 200KHz
- Video Amplifiers	~ 50 MHz

6	~	50	N	v

- RF circuits > 100MHz

- Cellular applications 1-2 GHz

So an understanding of how circuits operate over a frequency band is important.

We will work with small input signals \rightarrow small-signal analysis will be used extensively.

Input will be considered to be a sinusoid \rightarrow phasor analysis and complex variables.

Goal

Find the amplitude and phase of an output signal given an input sinusoidal signal.

Low-pass Filter

$$\frac{V_o}{V_{in}} = \frac{\frac{1}{j\omega c}}{R + \frac{1}{j\omega c}} = \frac{1}{1 + j\omega RC}$$

R

Use impedances: $Z_C = \frac{1}{j\omega C}$, $Z_R = R$

Voltage division



Page 116 ECE 422/522

Magnitude =
$$\left| \frac{V_o}{V_{in}} \right| = \frac{1}{\sqrt{1 + (\omega RC)^2}}$$

Recall:

$$\frac{1}{a+jb} = \frac{1}{a+jb} \frac{a-jb}{a-jb} = \frac{a-jb}{b^2+b^2} \Rightarrow \angle \frac{1}{a+jb} = -\tan(b/a)$$
Phase = $\angle \frac{V_o}{V_{in}} = -\tan^{-1}(\omega RC)$

Observations

$$\omega \mathbf{Rc} \ll \mathbf{1} : \left| \frac{V_o}{Vin} \right| \approx \mathbf{1}; \quad \angle \frac{V_o}{Vin} \approx -\tan^{-1} \mathbf{0} = \mathbf{0}$$

$$\omega \mathbf{Rc} \ll \mathbf{1} : \left| \frac{V_o}{Vin} \right| \approx \frac{1}{\omega \mathbf{RC}}; \quad \angle \frac{V_o}{Vin} \approx -\tan^{-1} \infty = -90$$

Plot these quantities as a function of frequency (log).



Page 117 ECE 422/522







Bode Plots

Transfer function = $T(j\omega) = |T(j\omega)| \angle T(j\omega)$

<u>Magnitude</u>: the plot of A = 20 log |T(jw)| as a function of ω in log scale is the Bode plot for magnitude

<u>Phase</u>: the plot of $\theta = \angle T(j\omega)$ as a function of ω in log scale is the Bode plot for phase

Example

$$T(j\omega) = 1 + \frac{j\omega}{z_1} \qquad \omega = -z_1 \text{ is a zero}$$

$$A(\omega) = 20 \log \left| 1 + \frac{j\omega}{z_1} \right| = 20 \log \sqrt{1 + \left(\frac{\omega}{z_1}\right)^2} = 10 \log \left(1 + \left(\frac{\omega}{z_1}\right)^2\right)$$

$$\omega << z_1 \qquad A(\omega) = 10 \log 1 = 0 \text{ dB}$$

$$\omega >> z_1 \qquad A(\omega) = 10 \log \left(\frac{\omega}{z_1}\right)^2 = 20 \log \frac{\omega}{z_1}$$

$$\omega = z_1 \qquad A(\omega) = 10 \log (1+1) = 10 \log 2 = 3 \text{ dB}.$$

For frequency $\omega_2 = 2 \omega_1 (\omega_1, \omega_2 >> z_1)$ change in A (ω) is A (ω_2) – A (ω_1) = 20 log $\frac{2\omega_1}{z_1}$ - 20 log $\frac{\omega_1}{z_1}$ = 20 log 2 = 6 dB. $\omega_2 = 2 \omega_1 \rightarrow$ frequency separation is an octave ... slope = 6 dB/octave Alternatively, $\omega_2 = 10 \omega_1 (\omega_1, \omega_2 >> z_1)$ then

A (
$$\omega_2$$
) - A (ω_1) = 20 log $\frac{10\omega_1}{z_1}$ - 20 log $\frac{\omega_1}{z_1}$ = 20 log 10 = 20 dB

i.e. slope = 20 dB/decade because frequencies are separated by a decade

Page 118 ECE 422/522

The low pass filter was an example of

 $T(j\omega) = --$

1 +

i.e. a pole at p,

$$j\frac{\omega}{p_1}$$
 $p_1 = \frac{1}{RC}$ Hz (RC has units of time)

Bode Plots of Arbitrary System Functions

$$T(j\omega) = \frac{Kj\omega\left(1 + \frac{j\omega}{z_1}\right)\left(1 + \frac{j\omega}{z_2}\right)\cdots\left(1 + \frac{j\omega}{z_m}\right)}{\left(1 + \frac{j\omega}{p_1}\right)\left(1 + \frac{j\omega}{p_2}\right)\cdots\left(1 + \frac{j\omega}{p_n}\right)}$$

$$A(\omega) = 20\log|T(j\omega)| = 20\log|K| + 20\log|j\omega| + 20\log|1 + \frac{j\omega}{z_1}| + \dots + 20\log|1 + \frac{j\omega}{z_m}|$$

$$-20\log|1 + \frac{j\omega}{p_1}| - \dots - 20\log|1 + \frac{j\omega}{p_n}|$$

$$\theta(\omega) = \underbrace{0^{\circ} \text{ or } 180^{\circ}}_{\text{sign of } K} + 90^{\circ} + \tan^{-1}\left(\frac{\omega}{z_1}\right) + \dots + \tan^{-1}\left(\frac{\omega}{z_m}\right) - \tan^{-1}\left(\frac{\omega}{p_1}\right) - \dots - \tan^{-1}\left(\frac{\omega}{p_n}\right)$$

Remarks

- 1) If K is negative then a phase angle of 180 $^{\circ}$ is added.
- 2) Bode plot can be constructed by summing the magnitude and phase contributions of each pole & zero
- 3) Asymptotic plots are often sufficient

Example

V

$$\frac{V_o}{V_{in}} = \frac{R}{R + \frac{1}{jwC}} = \frac{jwRC}{1 + jwRC}$$

Page 120 ECE 422/522



MOSFET Capacitances



Page 121 ECE 422/522



Area of source diffusion = AS = Wb (m²) Area of drain diffusion = AD = Wc (m²) Perimeter of source diffusion = PS = 2(W+b) (m) Perimeter of drain diffusion = PD = 2(W+c) (m)

$$C_{bottom} = C_J = Area \frac{C_{j0}}{(1 + \frac{V_J}{P_p})^{M_J}} \text{ where}$$

$$\begin{split} &C_{J0}=CJ=\text{zero bias junction capacitance per unit area (F/m^2)}\\ &P_B=PB=\text{bulk built in potential (V)}\\ &M_J=MJ=\text{bulk junction grading coefficient}\\ &V_J=\text{applied reverse voltage (V)} \end{split}$$

$$C_{sidewall} = C_{SW} = Perimeter \frac{C_{j_{SW}0}}{(1 + \frac{V_J}{P_{BSW}})^{M_{JSW}}} \text{ where}$$

$$\begin{split} &C_{jSW0} = CJSW = \text{zero bias sidewall junction cap per unit area (F/m^2)} \\ &P_{BSW} = PBSW = \text{bulk sidewall built in potential (V)} \\ &M_{JSW} = MJSW = \text{bulk sidewall junction grading coefficient} \end{split}$$

Page 123 ECE 422/522 We will partition the FET into intrinsic and extrinsic parts. The

intrinsic device is in the channel area only.

Extrinsic Capacitances

Overlap capacitances

Due to overlap and fringing fields between gate and bulk, source or drain. Modeled in terms of constants C_{GS0} , C_{GD0} and C_{GB0} . A 0.5 μ process might have $C_{GS0} = C_{GD0} = 0.2$ fF/ μ and $C_{GB0} = 0$.

 $C_{GSov} = C_{GS0} \times W \qquad C_{GDov} = C_{GD0} \times W \quad C_{GBov} = C_{GB0} \times L$

Junction capacitances



These are due to the S/B and D/B junction diodes. The junction diodes are always reversed biased for proper operation, but have an associated capacitance. Source and drain sizes are dependent on layout and therefore capacitances also depend on layout. A portion of the capacitance depends on area (bottom) and a portion on perimeter (sidewalls).

Page 122 ECE 422/522

$C_J = C_{sidewall} + C_{bottom}$

$$\label{eq:linear_eq} \begin{split} & \underline{\text{Example:}} \ \text{N-channel MOSFET in } 0.5 \mu m \ \text{CMOS process} \\ & \text{CJ} = 0.557 \ \text{fF} / \mu m^2, \ \text{CJSW} = 0.256 \ \text{fF} / \mu m, \ \text{PB} = \text{PBSW} = 0.99, \\ & \text{MJ} = 0.6, \ \text{MJSW} = 0.1, \ \text{W} = 50 \ \mu, \ \text{L} = 1 \ \mu, \ \text{c} = b = 2 \ \mu \\ & \text{C}_{\text{GS0}} = C_{\text{GD0}} = 0.2 \ \text{fF} / \mu \ \text{and} \ \text{C}_{\text{GB0}} = 0.1 \ \text{fF} / \mu \\ & \text{For } V_{\text{DS}} = 3 \ \text{V}, \ \text{V}_{\text{SB}} = 2 \ \text{V} \quad \Longrightarrow \quad V_{\text{DB}} = 5 \ \text{V} \ \text{and} \ \ \text{V}_{\text{SB}} = 2 \ \text{V} \end{split}$$

$$C_{SB} = \frac{50 \times 2 \times 0.557 \, fF}{(1 + \frac{V_J}{P_B})^{M_J}} + \frac{2 \times (50 + 2) \times 0.256 \, fF}{(1 + \frac{V_J}{P_{BSW}})^{M_{JSW}}} = \frac{55.7 \, fF}{(1 + \frac{2}{0.99})^{0.6}} + \frac{26.6 \, fF}{(1 + \frac{2}{0.99})^{0.1}}$$

$$C_{SB} = 28.7 + 23.8 = 52.5 \, fF$$

Since c = b, source and drain areas and perimeters are the same,

$$C_{DB} = \frac{55.7\,fF}{(1+\frac{V_J}{P_B})^{M_J}} + \frac{26.6\,fF}{(1+\frac{V_J}{P_{BSW}})^{M_{JSW}}} = \frac{55.7\,fF}{(1+\frac{5}{0.99})^{0.6}} + \frac{26.6\,fF}{(1+\frac{5}{0.99})^{0.1}} = 18.9 + 22.2 = 41.1\,fF$$

 $C_{GSov} = C_{GDov} = 50\mu \text{ x } 0.2 \text{ fF}/\mu = 10 \text{ fF}$

 $C_{GBov} = 1\mu \ x \ 1 \ x \ 0.1 \ fF/\mu = 0.1 \ fF$

Intrinsic Capacitances

Cut off region

For $V_{GS} < V_T$, there is no conducting channel. Therefore intrinsic $C_{GS} = C_{GD} = 0$. Channel is at bulk potential and $C_{GB} = WLC_{ox}$. Non-saturation region, small V_{DS}

Page 124 ECE 422/522

Inversion layer in channel

Total capacitance between gate and channel = $\mathsf{WLC}_{\mathsf{ox}}$ = C_{GS} + C_{GD}

The device is symmetrical so $C_{GS} = C_{GD} = \frac{1}{2} WLC_{ox}$ Similarly, $C_{BS} = C_{BD}$ and equal $\frac{1}{2}$ the total capacitance between inversion layer and bulk: $C_{BS} = C_{BD} = \eta(\frac{1}{2} WLC_{ox})$

 $C_{GB} \approx 0$ since the inversion layer shields the gate from the body

Saturation region

Channel pinches off and V_{DS} has no effect on the channel charge $\Rightarrow~C_{\text{GD}}$ = 0 and C_{BD} = 0

C_{GB} nonzero but can be ignored

$$C_{GS} = \frac{2}{3} WLC_{ox}$$
 as will be shown next.

Derivation of C_{GS} in saturation

The charge per unit area in the channel was found to be

$$Q_I(y) = C_{ox} (V_{GS} - V_T - V(y))$$

The total charge in the channel is then

$$Q_{tot} = \int_{0}^{L} C_{ox} W (V_{GS} - V_T - V(y)) dy$$

We found before that
$$I_{DS} = \mu C_{ox} W (V_{GS} - V_T - V(y)) \frac{dV}{dy}$$
 or

Page 125 ECE 422/522

 $C_{GBi} \, \approx \, 0$

 $dy = \frac{\mu C_{ax} W}{I_{DS}} (V_{GS} - V_T - V(y)) dV$ Substituting, $Q_{tot} = \frac{\mu C_{ax}^2 W^2}{I_{DS}} \int_0^{V_{GS} - V_T} (V_{GS} - V_T - V(y))^2 dV$ $Q_{tot} = \frac{\mu C_{ax}^2 W^2}{3I_{DS}} \{ [(V_{GS} - V_T) - (V_{GS} - V_T)]^3 + (V_{GS} - V_T)^3 \}$ $Q_{tot} = \frac{\mu C_{ax}^2 W^2}{3\frac{\mu C_{ax}}{2} \frac{W}{L}} (V_{GS} - V_T)^2 (V_{GS} - V_T)^3 = \frac{2C_{ax} WL}{3} (V_{GS} - V_T)$ $C_{GS} = \frac{\partial Q_{tot}}{\partial V_{GS}} = \frac{2C_{ax} WL}{3}$

Summary of Intrinsic capacitances

Capacitance transitions smoothly from low V_{DS} in non-saturation to their values in non-saturation.

$$C_{GSi} = \frac{WLC_{ox}}{2} \left(1 + \frac{1}{3} \frac{V_{DS}}{V_{DSAT}} \right) \quad \text{non-saturation}$$

$$C_{GSi} = \frac{2}{3} WLC_{ox}$$

saturation

$$C_{GDi} = \frac{WLC_{ox}}{2} \left(1 - \left(\frac{V_{DS}}{V_{DSAT}} \right)^2 \right) \quad \text{non-saturation}$$

 $C_{GDi} = 0$

saturation

Page 126 ECE 422/522



non-saturation and saturation

$$C_{BSi} = \eta \frac{WLC_{ox}}{2}$$
$$C_{BDi} = \eta \frac{WLC_{ox}}{2} \left(1 - \frac{V_{DS}}{V_{DSAT}} \right)$$
$$C_{acc} = 0$$

non-saturation and saturation

non-saturation

 $C_{BDi} = \mathbf{0}$ $C_{GBi} = WLC_{ox}$ $C_{GSi} = C_{GDi} = C_{BSi} = C_{DBi} = 0$

saturation cut-off region cut-off region

Example of intrinsic capacitance

 $\begin{array}{l} C_{ox}=3.45~\text{fF}/\mu^2,~(T_{ox}=10\text{nm})~V_{T0}=0.7~V,~\lambda=0,~K'=153~\mu\text{A/V}^2\\ \gamma=0.7~V^{0.5},~\Phi=0.8~V,~W=10\mu,~L=1\mu\\ V_{DS}=3~V,~V_{SB}=2V,~V_{GS}=3~V \end{array}$

 $V_{T} = 0.7 + 0.7 \left(\sqrt{2 + 0.8} - \sqrt{0.8} \right) = 1.25V$ V_{GS} - V_T = 3 - 1.25 = 1.75 V < V_{DS} = 3V \Rightarrow saturation region WLCox = 10 x 1 x 3.45fF = 34.5 fF

 $C_{GSi} = \frac{2}{3}WLC_{ox} = 23fF$ $C_{BSi} = \eta \frac{WLC_{ox}}{2} = \frac{0.7}{2\sqrt{2.8}} \frac{34.5}{2} fF = 3.6fF$ $C_{GDi} = C_{GBi} = C_{BDi} = 0$

Total capacitance is the sum of intrinsic and extrinsic capacitances.

Page 128 ECE 422/522 Complete MOSFET small-signal model



Unity Gain Frequency

This is the frequency at which the magnitude of the short-circuit current gain of the FET is unity.



$$A_{i} = \frac{i_{0}}{i_{i}} = \frac{g_{m}}{j\omega(C_{gb} + C_{gs} + C_{gd})}$$

$$A_{i} = 1 \text{ at } \omega = \omega_{T} \Rightarrow \frac{g_{m}}{j\omega_{T}(C_{gb} + C_{gs} + C_{gd})} = 1$$

$$\therefore \omega_{T} = \frac{g_{m}}{(C_{gb} + C_{gs} + C_{gd})} \approx \frac{g_{m}}{C_{gs}}$$

$$f_{T} = \frac{\omega_{T}}{2\pi} = \frac{g_{m}}{2\pi(C_{gb} + C_{gs} + C_{gd})} \approx \frac{g_{m}}{2\pi C_{gs}}$$

In saturation for n-channel MOSFET

$$g_{m} = \frac{\partial I_{d}}{\partial V_{gs}} = K' \frac{W}{L} (V_{GS} - V_{T}) \text{ and } C_{GS} = \frac{2}{3} WLC_{ox}$$
$$f_{T} = \frac{1}{2\pi} \frac{\mu_{n} C_{ox} \frac{W}{L} (V_{GS} - V_{T})}{\frac{2}{3} WLC_{ox}} = \frac{1}{2\pi} \frac{\mu_{n} \frac{1}{L} (V_{GS} - V_{T})}{\frac{2}{3} L} = \frac{1.5}{2\pi} \frac{\mu_{n} (V_{GS} - V_{T})}{L^{2}}$$

Note: f_{T} increases when $V_{GS}-V_{T}$ increases or when L decreases

Page 130 ECE 422/522





Page 132 ECE 422/522

$$y_{out} = \frac{1}{R_{out}} + j\omega C_{out}$$

$$\frac{Node 1}{t_s = v_{gs}(y_{in}) + j\omega C_{gd}(v_{gs} - v_o)}$$

$$t_s = (y_{in} + j\omega C_{gd})v_{gs} - j\omega C_{gd}v_o \qquad (1)$$

$$\frac{Node 2}{t_s} = \frac{1}{2} \sum_{i=1}^{n} \frac{1}{2} \sum_{i$$

$$g_{m}^{g}g_{g} + y_{ouv}v_{o} = j\omega c_{gd}^{g}v_{gg} - v_{o})$$

$$(g_{m} - j\omega C_{gd})v_{gg} = -(y_{out} + j\omega C_{gd})v_{o}$$

$$\therefore v_{gg} = \frac{-(v_{out} + j\omega C_{gd})}{g_{m} - j\omega C_{gd}}v_{o}$$
Substitute for v_{gg} in (1)
$$t_{s} = (y_{in} + j\omega C_{gd})\left(\frac{-(y_{out} + j\omega C_{gd})}{g_{m} - j\omega C_{gd}}\right)v_{o} - j\omega C_{gd}v_{o}$$

$$t_{s} = \frac{-(y_{in} + j\omega C_{gd})(y_{out} + j\omega C_{gd}) - j\omega C_{gd}g_{m} - \omega^{2} C_{gd}^{2}}{g_{m} - j\omega C_{gd}}v_{o}$$

$$t_{s} = \frac{-y_{in}y_{out} - j\omega C_{gd}(y_{in} + y_{out}) + \omega^{2} C_{gd}^{2} - j\omega C_{gd}g_{m} - \omega^{2} C_{gd}^{2}}{g_{m} - j\omega C_{gd}}v_{o}$$

Expand the first two terms in the numerator

$$\begin{split} y_{in}y_{out} &= \left(\frac{1}{R_S} + j\omega C_{in}\right) \left(\frac{1}{R_{out}} + j\omega C_{out}\right) \\ &= \frac{1}{R_S R_{out}} + j\omega \frac{C_{in}}{R_{out}} + j\omega \frac{C_{out}}{R_S} - \omega^2 C_{in} C_{out} \\ &= \frac{1}{R_S R_{out}} \left[1 + j\omega R_{out} C_{out} + j\omega R_S C_{in} - \omega^2 R_S R_{out} C_{in} C_{out}\right] \\ (y_{in} + y_{out}) j\omega C_{gd} &= j\omega C_{gd} \left(\frac{1}{R_S} + \frac{1}{R_{out}} + j\omega C_{in} + j\omega C_{out}\right) \\ &= \frac{j\omega C_{gd}}{R_S R_{out}} \left[(R_S + R_{out}) + j\omega R_S R_{out} C_{in} + j\omega R_S R_{out} C_{out}\right] \\ &= \frac{1}{R_S R_{out}} \left[j\omega (R_S + R_{out}) C_{gd} - \omega^2 R_S R_{out} C_{gd} C_{in} - \omega^2 R_S R_{out} C_{gd} C_{out}\right] \end{split}$$

Page 133 ECE 422/522

Let
$$\tau_1 = \frac{1}{P_1}$$
 & $\tau_2 = \frac{1}{P_2}$
 $\Rightarrow D(\omega) = 1 + j\omega(\tau_1 + \tau_2) - \omega^2 \tau_1 \tau_2$

For the transfer function $\begin{aligned} \tau_1 + \tau_2 &= R_{out}C_{gd} + R_sC_{gd}\left(1 + g_mR_{out}\right) + R_sC_{in} + R_{out}C_{out} \\ \tau_1\tau_2 &= R_sR_{out}\left(C_{in}C_{out} + C_{gd}C_{in} + C_{gd}C_{out}\right) \end{aligned}$

4) The Bode plot of the 2-pole transfer function

 A_{v}

$$= \frac{A_{v_{o}}}{(1+j\omega\tau_{1})(1+j\omega\tau_{2})}$$

$$A_{v_{o}} -20 \text{ dB / decade}$$

$$-40 \text{ dB / decade}$$

$$\frac{1}{V_{\tau_{1}}} + \frac{1}{V_{\tau_{2}}} = \omega$$

5) If the poles are widely separated (we will confirm this later) then

$$\tau_1 = \frac{1}{P_1} \implies \tau_2 = \frac{1}{P_2}$$

where we have assumed $|\mathsf{P}_2|{>>}|\mathsf{P}_1|$ i.e. P_1 is the dominant pole.

$$\Rightarrow \tau_{1} = R_{s} \Big[C_{in} + C_{gd} (1 + g_{m} R_{out}) \Big] + R_{out} (C_{gd} + C_{out})$$
or
$$P_{1} = \frac{1}{R_{s} [C_{in} + C_{gd} (1 + g_{m} R_{out})] + R_{out} (C_{gd} + C_{out})}$$

$$P_{2} = \frac{1}{P_{1}} \frac{1}{R_{s} R_{out} (C_{in} C_{out} + C_{gd} C_{in} + C_{gd} C_{out})}$$

$$P_{2} = \frac{R_{s} [C_{in} + C_{gd} (1 + g_{m} R_{out})] + R_{out} (C_{gd} + C_{out})}{R_{s} R_{out} (C_{in} C_{out} + C_{gd} C_{in} + C_{gd} C_{out})}$$
For $C_{out} \approx 0$; $P_{2} = \frac{R_{s} [C_{in} + C_{gd} (1 + g_{m} R_{out})] + R_{out} C_{gd}}{R_{s} R_{out} C_{gd} C_{in}}$

$$P_{2} = \frac{1}{R_{out} C_{gd}} + \frac{1}{R_{s} C_{in}} + \frac{1}{R_{out} C_{in}} + \frac{g_{m}}{C_{in}}$$

$$\frac{g_{m}}{C_{in}} = \frac{g_{m}}{C_{gs} + C_{gb}} \approx \frac{g_{m}}{C_{gs}} = \omega_{T}$$

$$\sum_{x = 1}^{Dominant pole}$$

Consequently, P_2 is a high frequency pole and the dominant pole approximation can be made.

6) The capacitor C_{gd} appears as $C_{gd}(1+g_m R_{out})$ in the term with R_s i.e. $C_{gd}(1-(-g_m R_{out}))=C_{gd}(1-A)$

This multiplication by the gain is called the Miller effect and the capacitance $C_M=C_{gd}(1+g_mR_{out})$ is called the Miller capacitance.

So although C_{gd} is a small capacitance its effect is much larger depending on the gain of the amplifier.

We will use the Miller capacitance to simplify our analysis with the capacitor C_{gd} that couples the input & output. This is an approximation but works well as we shall see!

7) Examine the large time constant τ_1 corresponding to the dominant pole

$$\tau_{1} = \underbrace{R_{s}[C_{in} + C_{gd}(1 + g_{m}R_{out})]}_{\tau_{s}} + \underbrace{R_{out}(C_{gd} + C_{out})}_{\tau_{b}}$$

$$\tau_{1} = \sum \tau \text{, the sum of time constants}$$

We will be able to determine τ_1 by an approximate technique known as zero-value time constants (to be done later).

Miller's Theorem (Miller Effect)



Let $k = \frac{v_2}{v_1}$ be a known quantity, which is a complex number.

Page 137 ECE 422/522

Application of Miller Approximation

For simplicity neglect Cout

$$i_{S} = \frac{v_{S}}{R_{S}} \bigoplus \left\{ \begin{array}{c} \mathbf{\hat{I}} & \mathbf{\hat{C}}_{dg} \\ \mathbf{\hat{I}} & \mathbf{\hat{I}} \\ \mathbf{\hat{I}} & \mathbf{\hat{I}} \\ \mathbf{\hat{I}} & \mathbf{\hat{I}} \\ \mathbf{\hat{I}} & \mathbf{\hat{I}} \\ \mathbf{\hat{I$$

Assuming current through C_{gd} is small we can calculate the gain from ${\rm \textcircled{O}}$ to ${\rm \textcircled{O}}$

$$k = \frac{v_2}{v_1} = \frac{v_o}{v_{gs}} = -g_m R_{out} = -g_m R_L$$

 \therefore C_{gd} reflected to the input is C_{gd}(1-k) = C_{gd}(1+g_mR_L)

$$C_M = C_{gd}(1+g_m R_L)$$

The circuit becomes

where we have assumed that $g_m R_L$ is large and $Z_2 \approx Z$.

This circuit is much simpler to analyze. Furthermore, we obtain a 1-time constant system

$$Y_{in} = \frac{1}{R_s} + s(C_{in} + C_M)$$

The time constant associated with the capacitance $(C_{\text{in}}\text{+}C_{\text{M}})$ is $R_{s}(C_{\text{in}}\text{+}C_{\text{M}}).$

$$i_{1} = \frac{v_{1} - v_{2}}{Z} = \frac{v_{1} - kv_{1}}{Z} = \frac{v_{1}(1 - k)}{Z}$$
$$= \frac{v_{1}}{Z/(1 - k)} = \frac{v_{1}}{Z_{M}}$$

Therefore, if $Z_M = \frac{Z}{1-k}$ were shunted across terminal ① and ground, the current drawn from ① would be the same as that of the original circuit. This is the Miller effect.

Similarly
$$i_2 = \frac{v_2 - v_1}{Z} = \frac{v_2 - v_2/k}{Z}$$

= $\frac{v_2 (k - 1)/k}{Z} = \frac{v_2}{Z \cdot k/(k - 1)}$

So the original circuit can be transformed as

$$Z_1 = \frac{Z}{1-k}; \quad Z_2 = Z \frac{k}{k-1} \cong Z \text{ if k is large}$$

Remarks

- k is the forward voltage ratio. The Miller effect can only be used to find the forward gain and input impedance. <u>NEVER</u> use it to calculate output impedance.
- Physically C_{gd} is getting multiplied by the voltage gain of the amplifier and hence has a larger effect at the input.

Page 138 ECE 422/522

From the detailed analysis the time constant is

$$R_{s}[C_{in} + \underbrace{C_{gd}(1 + g_{m}R_{L})}_{\text{Miller capacitance}}] + \underbrace{R_{L}C_{gd}}_{\substack{\text{Output time}\\ \text{constant}}}$$

Key Points

 Use Miller approximation for calculating ONLY input impedance and forward gain. DO NOT use for calculating output impedance.



- 2) For calculation of time
- constants use the low frequency gain.
- 3) At low frequencies C_c appears as a capacitance at the input of value $C_M = C_c(1-A_v(0))$
- 4) For higher frequencies A_v is frequency dependent \Rightarrow the input is reflected as an admittance $Y_M(s)=sC_c(1-A_v(s))$ C_c no longer appears as the pure Miller capacitance.

Calculation of bandwidth (-3dB frequency)



How do we get this information for complex circuits?

For the simple CS amplifier we have seen that

$$\tau_{1} + \tau_{2} = R_{out}C_{gd} + R_{s}(1 + g_{m}R_{out})C_{gd} + R_{s}C_{in} + R_{out}C_{out}$$

and if we assumed a dominant pole then

$$\tau_1 \cong R_{out}C_{gd} + R_s(1 + g_m R_{out})C_{gd} + R_sC_{in} + R_{out}C_{out}$$
$$= \sum_{i=no.\, of \, caps} R_iC_i$$

Let us revisit the dominant-pole approximation

Consider the transfer function

$$A(s) = \frac{k}{\left(1 - \frac{s}{P_1}\right)\left(1 - \frac{s}{P_2}\right)\cdots\left(1 - \frac{s}{P_n}\right)}$$

Where the zeros are not important in the frequency range of interest.

A(s) can also be written as

Page 141 ECE 422/522

This approximation will be accurate until $\omega\cong |P_1|,$ and the transfer function has no zeros.

 $\omega_{-3dB} \cong |P_1|$

How can we calculate P_1 (at least a reasonable value) without having to evaluate the whole transfer function?

Answer: zero value time constants (ZVTC).

ZVTC Method

- yields a dominant pole if it exists \Rightarrow fairly accurate -3dB frequency
- Does not give any info about the zeros
 - ⇒ for a circuit in which there is a dominant zero, the -3dB frequency calculated using ZVTC will be wrong.

Procedure

- For each capacitor C_i in the circuit i=1,, N,
 1) Open all other capacitors C₁,....C_{i-1},C_{i+1},....C_N = 0
 i.e. set them to a '0' value
 - Find the Thevenin resistance R_i seen by capacitor C_i (short independent voltage sources and open current sources)
 - Calculate the product R_iC_i this is the zero-value time constant associated with C_i.
- Sum up all the individual time constants.

Then $b_1 = \sum R_i C_i$

Remark

This calculation of b₁ is exact.

$$A(s) = \frac{k}{1 + b_1 s + b_2 s^2 + \dots + b_n s'}$$

where

Now consider a dominant pole say P1 then

 $b_1 = \sum_{i=1}^{n} b_i$

$$|P_1| \le |P_2|, |P_3|, \dots, |P_n|$$

Then
$$\left|\frac{1}{P_1}\right| \gg \left|\sum_{i=2}^n \left(-\frac{1}{P_i}\right)\right| \qquad \frac{x}{P_n P_3 P_2 P_1}$$

so that $b_1 \cong -\frac{1}{P_1}$ is the coefficient

corresponding to the dominant pole

The magnitude $|A(j\omega)|$ is

$$|A(j\omega)| = \frac{|k|}{\sqrt{\left[1 + \left(\frac{\omega}{P_1}\right)^2\right] \left[1 + \left(\frac{\omega}{P_2}\right)^2\right] \cdots \left[1 + \left(\frac{\omega}{P_n}\right)^2\right]}}$$

1.1

For a dominant pole P1 this is approximated as

$$4(j\omega) \cong \frac{|k|}{\sqrt{1 + \left(\frac{\omega}{P_1}\right)^2}}$$

Remark

Page 142 ECE 422/522



$$\therefore R_i = \frac{v_x}{i_x} = R_{out} + R_s(1 + g_m R_{out})$$
$$\therefore \tau_{C_{gd}} = C_{gd}[R_{out} + R_s(1 + g_m R_{out})]$$
$$= C_{gd}R_{out} + R_s(1 + g_m R_{out})C_{ga}$$
Miller capacitance

<u>C_{out</u></u>}



 $\tau_{C_{out}} = R_{out}C_{out}$

Final Sum

$$b_{1} = \sum \tau_{i_{a}} = R_{s}C_{in} + C_{gd}R_{out} + R_{s}(1 + g_{m}R_{out})C_{gd} + R_{out}C_{out}$$

Remark

This is the same expression we obtained from the exact analysis with a dominant-pole approx.

$$\therefore \ \omega_{-3dB} = \frac{1}{\sum \tau_{i_o}}$$

Page 145 ECE 422/522



$$\omega_{-3dB} = \frac{1}{0.92 + 14 + 50} \times 10^{9} \, rad \, / \sec$$
$$f_{-3dB} = \frac{1}{2\pi} \, \omega_{-3dB} = 2.46 \, MHz$$

SPICE Simulation

* calculate poles and zeros

*input: 4, output: 1

*Power supplies VDD 10 0 5

*sources vs 4 0 1.78 ac 1

*circuit M8 1 2 0 0 CMOSN L=2u W=50u ID 10 1 400.0uA rs 4 2 10K cl 1 0 1p



.MODEL CMOSN NMOS(LEVEL=1 KP=50u VTO=1.0 LAMBDA=0.05 +TOX=34.5n CGDO=.5n)

.control op run show m8 model print all tf v(1) vs print all pz 4 0 1 0 vol pz print all .endc .end

SPICE Output

DC Operating Point							
Mosl: Le	vel	1	MOSfet	model	with	Meyer	capaci
device			m8				
model			cmosn				
i	d	- 0	0.0004				
i	s	-(0.0004				
i	g		0				
i	b -	4.0)2e-13				

Page 147 ECE 422/522

Numerical Example $I_D = 400 \mu A, \quad \frac{W}{L} = \frac{50 \mu}{2 \mu}$ $k' = 50 \mu A/V^2, \quad V_T = 1.0V$ $\lambda = 0.05V^{-1} \text{ for } L = 2\mu$ $C_{ox} = 1 fF/\mu^2;$ $C_{oy} = C_{GSO} = C_{GDO} = 0.5 fF/\mu m$

For the device in saturation

$$C_{gd} = C_{ov}W = 0.5 fF \times 50 = 25 fF$$

$$C_{gs} \cong \frac{2}{3} WLC_{ox} = \frac{2}{3} (50)(2)(1) fF$$

$$= 67 fF + 25 fF = 92 fF$$

Calculate gm & ro

$$g_m = \sqrt{2k' I_D \frac{W}{L}} = \sqrt{2 \times 50 \times 400 \left(\frac{50}{2}\right)} \mu A / V$$
$$= \frac{1}{mA} / V$$
$$r_o = \frac{1}{\lambda I_D} = \frac{1}{0.05(400 \times 10^{-6})} = 50k\Omega$$

For this example $R_{out} = 50k\Omega$, $C_{out} = 1pF$. Compute various time constants:

$$\begin{split} \tau_{C_{ss}} &= R_s C_{in} = R_s C_{gs} = 10k \times 92 \, fF = 0.92 ns \\ \tau_{C_{gs}} &= R_{out} C_{gd} + R_s (1 + g_m R_{out}) C_{gd} \\ &= (50k + 10k(1 + 50))25 \, fF = 14 ns \\ \tau_{C_{ss}} &= C_{out} R_{out} = 1.025 \, pF(50k\Omega) = 51.25 ns \end{split}$$

Page 146 ECE 422/522



i.e. the sum of zero-value time constants equals the sum of the reciprocals of all poles, whether or not a dominant pole exists.

- Setting $\omega_{-3dB} = \frac{1}{\sum \tau_o}$ can give an error if a dominant pole

situation doesn't exist. However, the $\omega_{\text{-3dB}}$ will then be a pessimistic estimate.

- If parts of a circuit are isolated from the rest then the ZVTC will give the pole information associated with these parts.

Page 148 ECE 422/522 Hence, the ZVTC could also be used to estimate non-dominant poles.

 $\tau_i = C_i R_i$

$$\Rightarrow$$
 pole = $\frac{1}{C_i R_i}$
Example of Error

Consider a circuit that has two identical negative real poles at ω_{x}

$$A(j\omega) = \frac{A_o}{\left(1 + j\frac{\omega}{\omega_x}\right)\left(1 + j\frac{\omega}{\omega_x}\right)}$$
$$|A(j\omega)| = \frac{A_o}{\sqrt{2}} \text{ at } \omega_{-3dB} \implies \frac{A_o}{\sqrt{2}} = \frac{A_o}{1 + \left(\frac{\omega_{-3dB}}{\omega_x}\right)^2}$$
$$\Rightarrow \omega_{-3dB} = \omega_x \sqrt{(\sqrt{2} - 1)} = 0.64\omega_x$$

Using ZVTC we will obtain $\sum \tau_o = \frac{1}{\omega_x} + \frac{1}{\omega_x} = \frac{2}{\omega_x}$

$$\Rightarrow \omega_{-3dB} = \frac{1}{\sum \tau_o} = \frac{\omega_x}{2} = 0.5\omega_x$$

i.e. ZVTC will result only in 22% error!

Page 149 ECE 422/522

Low - frequency gain =
$$-g_{m1} \cdot \frac{1}{g_{m2} + g_{mb2}}$$

$$= -\frac{g_{m1}}{g_{m2}} \frac{1}{1 + \frac{g_{mb2}}{g_{m2}}} = -\frac{g_{m1}}{g_{m2}} \frac{1}{1 + \eta}$$

$$\eta = \frac{\gamma}{2\sqrt{V_{SB} + \phi}} = \frac{0.4}{2\sqrt{2.5 + 0.6}} = 0.11$$

$$\therefore \quad A_{v_o} = -\frac{1.68 \times 10^3}{336} \frac{1}{1 + 0.11} = -4.5$$

ZVTC method



Calculate capacitances

$$\begin{split} C_1 &= C_{GS1} + (1 + g_m R_{out}) C_{GD1} \\ C_2 &= C_{GD1} + C_{DB1} + C_{GS2} + C_{SB2} \\ R_1 &= 1 k \Omega; \qquad R_2 = \frac{1}{g_{m2} + g_{mb2}} = \frac{1}{g_{m2}(1.11)} = 2.68 k \Omega \\ C_{DB1} &= 0.3 fF / \mu \times 100 \mu = 30 fF \end{split}$$

Example

$$k' = 60 \mu A / V^2, \quad t_{ox} = 200 A^{\circ}$$

 $C_{GSO} = C_{GDO} = 0.3 fF / \mu$
 $C_{JO} = 0.8 fF / \mu$
 $\varphi_B = 0.6V, \quad \phi = 0.6V$
 $V_T = 0.7V, \quad \gamma = 0.4V^{1/2}, \quad \lambda = 0V^{-1}$
 $V_o = 2.5V, \quad MJ = 0.5$

i).Calculate small-signal low-frequency gain. ii).Use ZVTC method for calculating -3dB frequency

$$C_{ox} = \frac{\varepsilon_{ox}}{t_{ox}} = \frac{3.45 \times 10^{-13} \, F \, / \, cm}{0.2 \times 10^{-5} \, cm} = 1.725 \, fF \, / \, \mu^2$$

5 V

DC analysis

$$V_o = 2.5V \Rightarrow V_{GS2} = 5 - 2.5 = 2.5V$$

$$V_{T2} = 0.7 + 0.4 \left[\sqrt{2.5 + 0.6} - \sqrt{0.6} \right] = 1.1V$$

$$I_{D2} = \frac{k'}{2} \frac{W}{L} (V_{GS} - V_T)^2$$

$$= \frac{60}{2} \left(\frac{4}{1} \right) (2.5 - 1.1)^2 = 235 \mu A$$

Gain

$$g_{m2} = \frac{2I_D}{V_{GS} - V_T} = \frac{2 \times 235}{2.5 - 1.1} \cong 336 \mu A / V$$
$$g_{m1} = \sqrt{2k' I_D \left(\frac{W}{L}\right)} = \sqrt{2 \times 60 \times 235 \left(\frac{100}{1}\right)} = 1.68 m A / V$$

Page 150 ECE 422/522

$$\begin{split} C_{GS1} &= \frac{2}{3} WLC_{ox} + WC_{GSO} \\ &= \frac{2}{3} (100)(1)1.725 + 100(0.3) \quad fF \\ &= 115 + 30 = 145 \, fF \\ C_{GS2} &= \frac{2}{3} (4)(1)1.725 + 4(0.3) \quad fF \\ &= 4.6 + 1.2 = 5.8 \, fF \\ C_{db1} &= \frac{C_{J0}W}{\left(1 + \frac{V_{DB1}}{\varphi_B}\right)^{0.5}} = \frac{0.8 \times 100}{\sqrt{1 + \frac{2.5}{0.6}}} = 35.2 \, fF \\ C_{sb2} &= \frac{C_{J0}W}{\left(1 + \frac{V_{SB2}}{\varphi_B}\right)^{0.5}} = \frac{0.8 \times 4}{\sqrt{1 + \frac{2.5}{0.6}}} = 1.4 \, fF \\ \hline \frac{Calculate time constants}{\tau_1 = C_1 R_s} = R_s [C_{GS1} + (1 + \underbrace{g_{m1} R_{out}}_{A_{v_e} \leftarrow already})C_{GD1}] \\ &= 1k [145 + (1 + 4.5)30] \, fF = 310 \, ps. \\ \tau_2 &= R_2 (C_2 + C_L) \\ &= 2.68k [C_{GD1} + C_{DB1} + C_{GS2} + C_{SB2} + C_L] \\ &= 2.68k [30 + 35.2 + 5.8 + 1.4 + 100] \, fF \\ &= 462 \, ps. \\ \therefore \tau_1 + \tau_2 = 310 + 462 = 772 \, ps \\ f_{-3dB} &= \frac{1}{2\pi} \frac{1}{772 \times 10^{-12}} = 206 \, MHz \end{split}$$

Page 152 ECE 422/522



Frequency response of two-stage CMOS opamp



The denominator is in the form of a 2-pole transfer function

3.81e-05 $\frac{3.52e-14}{8e-14}$ 1.05e-15 1.41e-15 5.76e-14 3.2e-15 8e-14 8e-14 3.2e-15

Transfer function analysis ... transfer function = <u>-4.49034e+00</u> output_impedance_at_v(1) = 2.672823e+03 vs#input_impedance = 1.000000e+20

I_{D2}

pole(1) = -8.30652e+09,0.000000e+00 pole(2) = -1.53808e+09,0.000000e+00 zero(1) = 5.600000e+10,0.000000e+00

1.32 GHz 244 MHz versus 206 MHz 8.91 GHz

$$D(s) = \left(1 - \frac{s}{P_1}\right) \left(1 - \frac{s}{P_2}\right) = 1 - s\left(\frac{1}{P_1} + \frac{1}{P_2}\right) + \frac{s^2}{P_1 P_2}$$

If P_1 is the dominant pole then

$$D(s) \cong 1 - \frac{s}{P_1} + \frac{s^2}{P_1 P_2}$$

$$\Rightarrow P_1 = -\frac{1}{R_1 C_1 + R_2 C_2 + R_2 C + R_1 C (1 + G_{m_2} R_2)}$$

For large C & G_{m2}R₂

$$P_{1} \cong -\frac{1}{G_{m2}R_{1}R_{2}C}$$
From the s² term :
$$P_{2} = \frac{1}{P_{1}}\frac{1}{R_{2}R_{1}(C_{1}C_{2} + CC_{1} + CC_{2})}$$

$$P_{2} \cong -\frac{G_{m2}C}{C_{1}C_{2} + CC_{1} + CC_{2}} = -\frac{G_{m2}C}{C_{1}C_{2} + C(C_{1} + C_{2})}$$

Remark

As C increases |P₁| decreases whereas |P₂| increases G_{m2} $\Rightarrow\,$ pole splitting. The limiting value of $|\mathsf{P}_2|$ is $\,\overline{\frac{mz}{C_1+C_2}}$, a large frequency.

Pole splitting

When C = 0, we have 2 poles in the circuit.

Page 156 ECE 422/522

$$P_1 = -\frac{1}{R_1 C_1}$$
$$P_2 = -\frac{1}{R_2 C_2}$$

With the capacitor C

$$P_{1} \cong -\frac{1}{G_{m2}R_{1}R_{2}C} \rightarrow 0 \quad \text{as } C \uparrow$$

$$P_{2} \cong -\frac{G_{m2}C}{C_{1}C_{2} + C(C_{1} + C_{2})} \rightarrow -\frac{G_{m2}}{C_{1} + C_{2}} \text{ as } C \uparrow$$

$$\xrightarrow{-\frac{G_{m2}}{C_{1} + C_{2}} - \frac{1}{K_{2}C_{2}} - \frac{1}{K_{1}C_{1}} - \frac{1}{G_{m2}R_{1}R_{2}C} \qquad \sigma$$

As C is increased, the poles split apart and a dominant pole situation is created.



Page 157 ECE 422/522

$$\omega_{\rm u} \propto g_m$$
; $A_{\rm v} \propto \frac{g_m}{g_o} = \frac{2I_D}{V_{GS} - V_T} \cdot \frac{1}{\lambda I_D}$

Increasing $I_D \Rightarrow g_m \uparrow$ but $(V_{GS} - V_T) \uparrow \Rightarrow A_v \downarrow$ Design Example (2-stage op amp)

The dc and low-frequency gain were done previously. Now we look at the high frequency behavior with CL=7.5pF.

Device Parameters

 $\begin{array}{l} \mbox{Device Parameters} \\ \mbox{n-ch:} C_{ov} = 0.5 \mbox{ fF}/\mu, \quad C_{jo} = 0.1 \mbox{ fF}/\mu^2, \quad C_{js\omega o} = 0.5 \mbox{ fF}/\mu \\ \mbox{PB} = \mbox{PBSW} = 0.8, \quad MJ = \mbox{MJSW} = 0.5 \\ \mbox{p-ch:} C_{ov} = 0.5 \mbox{ fF}/\mu, \quad C_{jo} = 0.3 \mbox{ fF}/\mu^2, \quad C_{js\omega o} = 0.35 \mbox{ fF}/\mu \\ \mbox{PB} = \mbox{PBSW} = 0.8, \quad MJ = \mbox{MJSW} = 0.5 \\ \mbox{t}_{ox} = 15 \ x \ 10^{-9} \mbox{ m} = 150 \mbox{ Å}; \quad C_{ox} = 2.3 \ x \ 10^{-7} \mbox{ F/cm}^2 = 2.3 \ \mbox{fF}/\mu^2 \end{array}$

For area and perimeter calculations use L_{diff} = 6µm for source and drain regions.

Calculate capacitances

$$C_{gs6} = \frac{2}{3} W \cdot L \cdot C_{ox} + C_{ov} \cdot W$$

= $\frac{2}{3} (150)(3)(2.3) + 0.5(150)$ fF
= 765 fF
 $C_{gd6} = 0.5 \times 150 = 75$ fF
 $C_{gd7} = 75$ fF
 $C_{gd4} = 0.5 \times 75 = 37.5$ fF
 $C_{gd2} = 0.5 \times 150 = 75$ fF

Assuming a one-pole roll-off due to $|P_1'|$, we have

$$A_{\nu}(s) = \frac{G_{m1}R_1G_{m2}R_2}{1 + sG_{m2}R_1R_2C}$$

nity gain frequency = |A_v| = 1
$$|A_{\nu}(\omega)| \cong \frac{G_{m1}R_1G_{m2}R_2}{\omega_u G_{m2}R_1R_2C} = 1$$
$$\therefore \omega_u = \frac{G_{m1}}{C} = \frac{g_{m1}}{C}$$

How to choose C? As we will see later, one choice is to make $|P_2'|=\omega_u$

$$\Rightarrow \frac{G_{m2}C}{C_1C_2 + C(C_1 + C_2)} = \frac{G_{m1}}{C}$$

Can solve a quadratic to obtain C.
If $C_1 << C, C_2$ then
 $\frac{G_{m2}C}{CC_2} = \frac{G_{m1}}{C}$
or $C = \frac{G_{m1}}{G_{m2}}C_2 \implies \text{maximize } G_{m2} \text{ for smaller C.}$
Remarks

R

U

$$\omega_{-3dB} = \frac{1}{G_{m2}R_1R_2C}; \quad A_v = G_{m1}R_1G_{m2}R_2$$
$$\therefore A_v \cdot \omega_{-3dB} = \frac{G_{m1}}{C} = 1 \cdot \omega_u$$

i.e. Gain x bandwidth is a constant (GBW)

Page 158 ECE 422/522

$$C_{db4} = \frac{C_{jo} \cdot AD}{\left(1 + \frac{V_{db4}}{PB}\right)^{0.5}} + \frac{C_{js\omega_b} \cdot PD}{\left(1 + \frac{V_{db4}}{PB}\right)^{0.5}}$$
$$AD = 75 \times 6 = 450\,\mu^2; \quad PD = 162\,\mu$$

Drain of M4 is at -1.52 V, bulk is at -2.5V $\,\Rightarrow$ V_{DB} = 0.98V

$$\therefore C_{db4} = \frac{0.1 \times 450 + 0.5 \times 162}{\sqrt{1 + \frac{0.98}{0.8}}}$$
$$= 84.5 \text{ fF}$$

Drain of M6 at 0V, bulk at -2.5V \Rightarrow V_{DB6} = 2.5V

$$\therefore C_{db6} = \frac{0.1 \times 900 + 0.5 \times 312}{\sqrt{1 + \frac{2.5}{0.8}}} \cong 121 \,\text{fF}$$

Drain of M2 at -1.52V, bulk at V_s = 0.98V \Rightarrow V_{DB2} = 2.5V Drain of M7 at 0V, bulk at +2.5V \Rightarrow V_{DB6} = 2.5V

$$\therefore C_{db2} = C_{db7} = \frac{0.3 \times 900 + 0.35 \times 312}{\sqrt{1 + \frac{2.5}{0.8}}} = 186.7 \text{ fF}$$

$$\therefore C_1 = C_{gs6} + C_{gd4} + C_{db4} + C_{gd2} + C_{db2}$$

$$= 765 + 37.5 + 84.5 + 75 + 186.7 = 1.15 \text{ pF}$$

$$C_2 = C_L + C_{db6} + C_{gd7} + C_{db7}$$

$$= 7.5 + (0.121 + 0.075 + 0.1867) \cong 7.88 \text{ pF}$$

$$C = C_C + C_{gd6} = C_C + 75 \text{ fF}$$

Page 160 ECE 422/522

Calculate the unity gain frequency

We have $G_{m1} = g_{m1} = 353.5 \mu A/V$, $G_{m2} = g_{m6} = 707 \mu A/V$

$$\therefore \omega_{u} = \frac{G_{m1}}{C} \text{ where } C \cong \frac{G_{m1}}{G_{m2}}C_{2}$$
$$\therefore C \cong \frac{1}{2} \times 8 \text{ pF} = 4 \text{ pF}$$
$$\therefore C_{c} = 4 - 0.075 \text{ pF} \cong 4 \text{ pF}$$
$$\omega_{u} = \frac{353.5 \times 10^{-6}}{4 \times 10^{-12}} = 88 \text{ Mrad/sec}$$
$$f_{u} = 14 \text{ MHz}$$

Calculate the pole frequencies

$$R_{1} = 333.34 \ k\Omega; \quad R_{2} = 166.67 \ k\Omega$$

$$P_{1} \cong -\frac{1}{707 \times 10^{-6} (333.34)(166.67)10^{6} \times 4 \times 10^{-12}}$$

$$\omega_{p1} \cong 6.36 \ krad \ / \sec \implies f_{P1} = 1013 \ kHz$$

$$P_{2} = -\frac{707 \times 10^{-6} \times 4 \times 10^{12}}{1.2 \times 8 + 4(1.2 + 8)} = 60.9 \ Mrad \ / \sec$$

$$\therefore f_{P2} = 9.7 \ MHz$$

Remark

• A zero appears at $\omega_z = \frac{G_{m2}}{C} \cong 28MHz$ i.e. it is beyond the unity gain frequency.

Page 161 ECE 422/522

Output

Circuit: * Two-stage op-amp DC Operating Point ... v(1) = 1.406404e+00 v(2) = 9.745308e-01 v(3) = -1.51948e+00v(4) = -1.52169e+00 v(5) = 1.238277e-06 (Near zero) v(5) = 1.238277e-06 (Near v(7) = 0.00000e+00 v(8) = 1.727450e-05 v(10) = 2.500000e+00 vdd#branch = -2.55340e-04 vinm#branch = 0.000000e+00 vis#branch = 2.553396e-04

AC analysis .. AC analysis ... Pole-Zero analysis ... Warning: Pole-zero iteration limit reached; giving up after 264 trials pole(1) = -3.24673e+08,-1.030280e+08 pole(3) = -1.14110e+08,-0.00000e+00 pole(4) = -6.51190e+07,0.000000e+00 pole(5) = -5.38023e+03,0.000000e+00 zero(1) = -3.27455e+08,0.000000e+00 zero(3) = 1.875935e+08,0.000000e+00

Note that poles and zeros are in radians/sec

Slew Rate

Up to now we have looked at the small-signal behavior of our op amp. However, the behavior with large input signals is also of interest.



· From SPICE the poles and zeros are poles: 855 Hz, 10 MHz, 17 MHz 17 MHz, 28.6 MHz zeros: f_{unity} = ~10 MHz

SPICE file

.endc .end

Two-stage op-amp *inputs: inverting node 7, noninverting node 8 vinp 7 0 0 ac 1 vinm 8 0 17.2745u *Power supplies VDD 10 0 2.5 Vss 20 0 -2.5 *load cap c1 5 0 7.5p *compensation cap cc 5 4 4p *Current mirror N8 11 10 10 CMOSP L=3u W=75u AD=450p AS=450p PD=162u ps=162u Iref 1 20 50.0uA *Differential amp *ISS M5 2 1 10 10 CMOSP L=3u W=150u AD=900p AS=900p PD=312u ps=312u Mi 2 7 10 10 GWOS L-30 W- 1500 AD-900p AS-900p PD-3120 ps-31 M1 3 7 2 2 CMOSP L-30 W=1500 AD-900p AS-900p PD-3120 ps-3120 M2 4 8 2 2 CMOSP L=30 W=1500 AD-900p AS-900p PD-3120 ps-3120 *Active loads M3 3 3 20 20 CMOSN L=3u W=75u AD=450p AS=450p PD=162u ps=162u M4 4 3 20 20 CMOSN L=3u W=75u AD=450p AS=450p PD=162u ps=162u *2nd stage M7 5 1 10 10 CMOSP L=3u W=150u AD=900p AS=900p PD=312u ps=312u M6 5 4 20 20 CMOSN L=3u W=150u AD=900p AS=900p PD=312u ps=312p MODEL CMOSN NMOS(LEVEL=1 KP=50u VTO=0.7 LAMBDA=0.03 +cgdo=0.5n cgso=0.5n cj=0.1m cjsw=0.5n mj=0.5 mjsw=0.5 +pb=0.8 tox=75n) MODEL CMOSP PMOS(LEVEL=1 KP=25u VTO=-0.7 LAMBDA=0.03 +cgdo=0.5n cgso=0.5n cj=0.3m cjsw=0.35n mj=0.5 mjsw=0.5 +pb=0.8 tox=15n) .control dB — db(aaq(v(5))) op print all ac dec 10 200 20meg plot vdb(5) pz 7 8 5 0 vol pz 100.0 80 print all



Suppose that the circuit has a one pole transfer function then

$$\frac{V_o}{V_i}(s) = \frac{1}{1+s\tau}$$
where $\tau = \frac{1}{2\pi f_{-3dB}}$
For $V_i(s) = \frac{5}{s}$ (i.e. a step input)
 $V_o(s) = \frac{1}{1+s\tau} \cdot \frac{5}{s} = 5 \left[\frac{\left(s + \frac{1}{\tau}\right) - s}{s(s + \frac{1}{\tau})} \right] = \frac{5}{s} - \frac{5}{s + \frac{1}{\tau}}$
or $V_o(t) = 5(1 - e^{-t/\tau})$
 $V_o(t) = 5(1 - e^{-t/\tau})$

 $V_o(t) = 5v = \frac{V_o(t)}{sv} = \frac{V_o(t)}{sv} = \frac{V_o(t)}{stope} = \frac{dV_o}{dt}$
Slew rate $= \frac{dV_o}{dt}$ (usually specified in V/µs)

Examine the operation of the 2-stage CMOS opamp

The origin of the constant slope region is a large signal behavior.

At time=0, V_i⁺ steps to 5V, the output voltage cannot respond immediately \Rightarrow V_o = 0 \Rightarrow V_i⁻ = 0 & V_i⁺ = 5V

Page 164 ECE 422/522



 \therefore M2 cuts off and current I_{ss} flows through M1 & M3; M3 - M4 current mirror \Rightarrow I_{ss} is drawn through C_{C}

A constant current Iss flowing through Cc generates a voltage ramp whose slope is

$$\frac{\Delta V}{\Delta t} = \frac{I_{ss}}{C_c}$$

Voltage at node 1 fixed because of M6 \Rightarrow V_o increases as a ramp voltage

The 5V input signal drives the input-stage out of its linear region of operation (i.e. small-signal). The circuit operates nonlinearly and therefore we cannot expect a linear analysis to predict correct operation.

For a large negative input step, M2 is heavily on, M1 cuts off \Rightarrow M3-M4 current mirror is off

 \Rightarrow current I_{ss} flows through C_c

$$\Rightarrow$$
 current I_{ss} flows through C_c
Node 1 is fixed by M6 \Rightarrow V_o is a negative ramp of slope $\frac{I_{ss}}{C_c}$

Page 165 ECE 422/522



Usually would like SR to be independent of CL, since CL is not a design parameter.

Take
$$SR_L > SR$$

or $\frac{I_{D7} - I_{SS}}{C_L} > \frac{I_{SS}}{C_C}$
or $I_{D7} > I_{SS} + \frac{C_L}{C_C}$
 $\Rightarrow I_{D7} > I_{SS} \left(1 + \frac{C_L}{C_C}\right)$

ISS

How to improve Slew Rate?

÷.

$$SR = \frac{I_{SS}}{C_C}$$

 \Rightarrow increase I_{SS} and/or decrease C_C.

Increasing ISS increases power dissipation

- \Rightarrow use class AB input stage
 - low dc current
 - under transient conditions current for charging C_c can be significantly increased.

The slew rate (SR) =
$$\frac{I_{SS}}{C_C}$$

Relationship between SR & Unity Gain BW (UGBW)

$$\omega_u = \frac{g_{m1}}{C_C}$$

$$SR = \frac{I_{ss}}{C_C} = \frac{I_{ss}}{g_{m1}} \cdot \frac{g_{m1}}{C_C} = \frac{I_{ss}}{g_{m1}} \omega_u$$

$$\therefore \quad \frac{SR}{\omega_u} = \frac{I_{ss}}{g_{m1}} = \frac{I_{ss}}{2I_D/(V_{GS} - V_T)} = V_{GS} - V_T$$
Since $I_{ss} = 2I_D$

What about C_L?

÷

When C_L is large, the slew rate could be determined by C_L .

Positive step at input

 \Rightarrow C_L is charging up Current to charge up CL is only I_{D7} - I_{SS} since I_{SS} goes to C_C . V₁ drops so current through M6 is reduced \Rightarrow $I_{\text{D7}}\text{-}I_{\text{SS}}$ is available to charge C_L. $\Delta V = I_{D7} - I_{SS}$ $\therefore SR_L =$

Negative step at input

M6 can discharge C_L when it is overdriven so this is not a problem.

Page 166 ECE 422/522

Circuit can deliver large positive and negative currents to charge C_C or C_L and may not display slew rate limiting. We will look at one such circuit later.

Key Points

$$SR = \frac{I_{SS}}{C_C} = \frac{I_{SS}}{g_{m1}} \omega_u$$
$$\frac{SR}{\omega_u} = \frac{I_{SS}}{g_{m1}} = \frac{I_{SS}}{I_{SS}/(V_{GS} - V_T)_1} = (V_{GS} - V_T)_1$$

Page 168 ECE 422/522

"Full-power" bandwidth

Slew-rate limitations also affect performance of the circuit when handling large sinusoidal signals at higher frequencies.



∴ f_{fP}=31.8 kHz (full-power bandwidth)

Settling time



Page 170 ECE 422/522

Page 169 ECE 422/522



Feedback

If the amplifier is represented by a single pole transfer function

$$\Rightarrow a(s) = \frac{a_o}{1 - \frac{s}{P_1}}$$

 $a_0 = low$ frequency gain P₁ = pole frequency in radians/sec

Assume a purely resistive feedback path \Rightarrow f constant $V_{a} = V_{a}(s), \quad V_{a} = V_{a} - fV_{a}$

$$\therefore A(s) = \frac{V_o}{V_i} = \frac{a(s)}{1 + a(s)f} = \frac{a(s)}{1 + T(s)}$$

where T(s) = a(s)f is the loop gain

$$A(s) = \frac{a_o/(1-s/P_1)}{1+\frac{a_o}{(1-s/P_1)}f}$$
$$= \frac{a_o}{1-\frac{s}{P_1}+a_of} = \frac{a_o}{(1+a_of)-\frac{s}{P_1}}$$
$$= \frac{a_o}{1+a_of}\frac{1}{1-\frac{s}{P_1}\cdot\frac{1}{1+a_of}}$$

The low-frequency closed-loop gain is

$$A_o = \frac{a_o}{1 + a_o f} = \frac{a_o}{1 + T_o}$$

where $T_0=a_0f$ is the low-frequency loop gain.

The pole frequency for the closed-loop system is $\mathsf{P}_1(1+a_{\scriptscriptstyle O}f)$

$$\Rightarrow \omega_{-3dB} = |P_1| (1+a_o f) = |P_1| (1+T_o)$$

Remarks

- The gain a_o has been <u>reduced</u> by a factor 1+ T_o
- The bandwidth has been $\underline{increased}$ by (1 + $T_{\rm o})$
- *Gain*×*BW* = $a_o |P_1| = \frac{a_o}{1+T_o} \cdot |P_1|(1+T_o)$ is a constant.
- Designer can use negative feedback to trade gain for bandwidth.



Gain curves for any T_{\circ} are contained in an envelope bounded by curve of $|a(j\omega)|$

Page 172 ECE 422/522



Consider a 3-pole transfer function typical of many op amps before compensation.

$$a(s) = \frac{a_o}{\left(1 - \frac{s}{P_1}\right)\left(1 - \frac{s}{P_2}\right)\left(1 - \frac{s}{P_3}\right)}$$

Bode plots



 $\begin{array}{l} \mbox{Consider } a(s) \mbox{ in a feedback loop with f constant} \\ \mbox{.} T(j\omega) = a(j\omega) f \mbox{ and will have same frequency variation as } a(j\omega). \end{array}$

Page 173 ECE 422/522



Remarks

- the point where 20log $|a(j\omega)|$ intersects the line 20log(1/f) is the point where loop-gain magnitude is unity or 0-dB
- Can take the curve $|a(j\omega)|$ as a curve for $|T(j\omega)|$ if 20log(1/f) is taken as the zero axis.
- $20\log(1/f) \cong 20\log A_{\circ}$ i.e. the low-frequency gain in dB

because
$$A_o = \frac{a_o}{1 + a_o f} \cong \frac{1}{f}$$
 if $a_o f >> 1$

Consider the single-pole example:



For a system to be stable all poles must be in the left-half plane.

$$A(j\omega) = \frac{a(j\omega)}{1 + a(j\omega)f}$$

at ω_{180} $A(j\omega_{180}) = \frac{a_{180} \angle 180}{1 + a_{180} \angle 180f} = \frac{a_{180} \angle 180}{1 - a_{180}f}$
If T = $a_{180}f = 1$ then $A(j\omega_{180}) \to \infty$

 \Rightarrow unstable

Remark

If $|T(j\omega)| > 1$ at the frequency where $\angle T(j\omega) = -180^{\circ}$, then the amplifier is <u>unstable</u> (Linear system feedback theory)

There are two measures of stability: Phase Margin and Gain margin. Phase Margin is the more common specification.

<u>Phase Margin</u> = $180^{\circ} + \angle T(j\omega)$ at frequency where $|T(j\omega)| = 1$. Must be > 0° for stability.

How do we determine where $|T(j\omega)| = 0$ dB given the magnitude Bode plot of $a(j\omega)$?

Consider $x = 20\log|a(j\omega)f| = 20\log|a(j\omega)| + 20\log f$

$$= 20\log|a(j\omega)| - 20\log\frac{1}{f}$$

The vertical distance between the curve $20\log|a(j\omega)|$ and the line $20\log(1/f)$ is a direct measure of the loop-gain magnitude in dBs.

Page 174 ECE 422/522

For this case PM=90° and this is a very stable amplifier. A typical lower value for PM is 45°; 60° is more common.

Case 1 PM=45°; f real & constant $\Rightarrow \angle T(j\omega_o) = -135$ where ω_o is the frequency for which $|T(j\omega_o)| = 1$ $|T(j\omega_o)| = |a(j\omega_o)f| = 1 \Rightarrow |a(j\omega_o)| = \frac{1}{f}$

$$A(j\omega) = \frac{a(j\omega)}{1+T(j\omega)}$$

at ω_{o} : $T(j\omega) = 1\angle -135^{\circ} = 1e^{-j135^{\circ}}$
 $\therefore A(j\omega_{o}) = \frac{a(j\omega_{o})}{1+e^{-j135^{\circ}}} = \frac{a(j\omega_{o})}{1-0.7-0.7j} = \frac{a(j\omega_{o})}{0.3-0.7j}$

 $(\sqrt{0.58} = 0.76)$

$$|A(j\omega_o)| = \frac{|a(j\omega_o)|}{0.76} = \frac{1.3}{f} \cong 1.3A_o$$

At frequency $\omega_{o,}$ $|T(j\omega_o)| = 1$. This is the point at which the basic amplifier has a -3dB frequency (single-pole amplifier). However, in this case there is a 1.3x of peaking above the low-frequency gain.

Case 2 PM = 60°

$$\Rightarrow \angle T(j\omega_o) = -120^\circ$$
, $|T(j\omega_o)| = 1$
 $\therefore |A(j\omega_o)| = \frac{1}{f} \frac{1}{|1 + e^{-f \cdot 120^\circ}|} = \frac{1}{f} \frac{1}{|1 - j0.866 - 0.5|}$
 $= \frac{1}{f(1)} = \frac{1}{f}$
Case 3 PM = 90°
 $|A(j\omega_o)| = \frac{0.7}{f}$

Page 176 ECE 422/522 ŀ



Example 1

The loop-gain of a feedback system has two poles $-\omega_1$ & -5 ω_1 . Find the dc gain of the loop-gain for a phase-margin of 60°.

$$T(j\omega) = \frac{I_o}{\left(1 + j\frac{\omega}{\omega_1}\right)\left(1 + j\frac{\omega}{5\omega_1}\right)}$$

For phase margin: $|T(j\omega_o)| = 1$ when $\angle T(j\omega_o) = -120^{\circ}$

$$\angle T(j\omega_o) = -\tan^{-1}\frac{\omega_o}{\omega_1} - \tan^{-1}\frac{\omega_o}{5\omega_1} = -120^\circ$$
$$\Rightarrow \tan\left(\tan^{-1}\frac{\omega_o}{\omega_1} + \tan^{-1}\frac{\omega_o}{5\omega_1}\right) = \tan 120^\circ = -1.732$$
$$\tan(A+B) = \frac{\tan(A) + \tan(B)}{1 - \tan(A)\tan(B)}$$
$$\frac{\omega_o}{5\omega_1} + \frac{\omega_o}{5\omega_2}$$

$$\therefore \quad \frac{\overline{\omega_1} + \overline{5\omega_1}}{1 - \left(\frac{\omega_o}{\omega_1}\right)\left(\frac{\omega_o}{5\omega_1}\right)} = -1.732$$
Let $x = \frac{\omega_o}{\omega_1} \implies \frac{x + \frac{x}{5}}{1 - \frac{x^2}{5}} = -1.732$

Page 177 ECE 422/522

Compensation

The process of making an amplifier stable that would otherwise be unstable in a feedback configuration.

Consider the Bode plots shown below:



For a feedback factor f₁, phase margin = 45° f₂, " " = 0° f₃, " " < 0° Thus the amplifier will be unstable with a loop gain



$$\frac{6x}{5-x^2} = -1.732$$

or $x^2 - 5 = \frac{6x}{1.732} = 3.464x$
 $x = \frac{3.464 \pm \sqrt{(3.464)^2 + 20}}{2} = 4.56$

Since the value of x>0

$$\frac{\omega_o}{\omega_1} = 4.56$$

Check:
$$\angle T(\mathbf{j}\,\omega_o) = -\tan^{-1}4.56 - \tan^{-1}\frac{4.56}{5} \cong -120^\circ$$

Now $|T(\mathbf{j}\,\omega_o)| = 1 \Rightarrow \frac{T_o}{\sqrt{1 + \left(\frac{\omega_o}{\omega_1}\right)^2}\sqrt{1 + \left(\frac{\omega_o}{5\omega_1}\right)^2}} = 1$
 $\therefore \frac{T_o}{\sqrt{1 + (4.56)^2}\sqrt{1 + \left(\frac{4.56}{5}\right)^2}} = 1 \Rightarrow T_o = 6.3$

: dc gain of the loop-gain is 6.3.

Example 2

At what value of T_o will system become unstable.

 $|T(j\omega_x)| = 1$ when $\angle T(j\omega_x) = -180^{\circ}$

 \angle T(j\omega) = -180° as $\omega \rightarrow \infty$

 $\therefore\,$ system is stable for finite values of T_o

Page 178 ECE 422/522

How do we make this amplifier stable?

Observation

For a feedback factor of f_3 the magnitude of the loop-gain becomes unity (0 dB) well below -180°. So we should make the gain go to unity <u>before</u> the phase crosses -180°.

One solution

Introduce a dominant pole P_D at a sufficiently low frequency such that the gain rolls off and crosses 0 dB before the phase reaches 180°.

Remarks

- 1) This reduces the bandwidth of the amplifier. The process is known as narrow banding.
- 2) The most difficult case to compensate is for f=1.



Page 180 ECE 422/522 If P_D is chosen so that $|a(j\omega)|$ = 1 at the frequency $|P_1|$ then the phase margin is 45° as shown.

$$a(j\omega) = \frac{u_o}{\left(1 + j\frac{\omega}{|P_D|}\right)\left(1 + j\frac{\omega}{|P_1|}\right)\left(1 + j\frac{\omega}{|P_2|}\right)\left(1 + j\frac{\omega}{|P_3|}\right)}$$

The amplifier is now stable in a unity-gain or other feedback configurations. The original amplifier was unstable in a unity-gain feedback.

Remarks

- The basic amplifier has a UGBW of only |P₁| which is much less than before.
- Loop gain begins to diminish at $|\mathsf{P}_\mathsf{D}|$ and all benefits due to feedback diminish.

Example

 $a_o = 5000;$

$$-\frac{P_1}{2\pi} = 300 kHz, -\frac{P_2}{2\pi} = 2MHz, -\frac{P_3}{2\pi} = 25MHz.$$

Find $|P_D|$ to compensate the amplifier for f=1 & PM=45°.

$$PM = 45^{\circ} \Rightarrow UGBW = |P_1|$$

$$GBW = a_o |P_D| = 1 \cdot |P_1| \Rightarrow |P_D| = \frac{1}{a_o} |P_1|$$

$$f_D = \frac{|P_D|}{2\pi} = \frac{1}{5000} (300K) = 60Hz$$

Page 181 ECE 422/522

Add a pole |P_D'| for a PM of 45° in a feedback configuration.



- frequency |P_D'| >> |P_D|

- ω_{-3db} is |P₁|. For unity-gain compensation $\omega_x = \frac{\Gamma}{A}$
- For Large A_o the improvement is significant (in BW)

Observation

In the above compensation scheme an additional dominant pole was added to the amplifier. An efficient way to compensate the amplifier is to add capacitance to the circuit in a manner such Now consider the amplifier that we compensated for f=1, in a feedback arrangement with f<1.



 $|T(j\omega)| = 1$ at $\omega = \omega_x \implies \omega_{-3dB} = \omega_x$

i.e. bandwidth is being wasted. The circuit has more compensation than needed because PM \cong 90°.

Remark

 Optimum bandwidth can be achieved in circuits if compensation is added by the user. Gain can be tailored for higher bandwidths.

Page 182 ECE 422/522

that $|P_1|$ (the dominant pole) is reduced & performs the compensation function.

 \Rightarrow pole-splitting compensation or Miller compensation.

Consider the situation in which only $|P_1|$ is reduced.



- $\begin{array}{l} |P_1'| \text{ causes gain to be unity at frequency } |P_2| \\ \Rightarrow \text{ phase margin = } 45^\circ \end{array}$
 - ⇒ BW is |P₂|. i.e. substantial improvement compared to previous scheme since |P₂|≈10|P₁| in practical amplifiers.





 $\frac{1}{R_1C_1}$

 $P_{1} =$ When C = 0:

$$P_2 = \frac{1}{R_2 C_2}$$

With the capacitor C



- <u>Advantages of pole-splitting or Miller compensation</u> Due to Miller multiplication, a small capacitor value yields an effective large capacitance $(\text{~Cg}_{m2}R_2) \Rightarrow a \text{ low}$ frequency pole
 - The second pole is moved to a higher frequency \Rightarrow maximum unity-gain frequency is increased.

Page185 ECE 422/522

This is double trouble for stabilizing the amplifier. \Rightarrow increase ω_z or eliminate the zero!



What is causing this zero?



Thus C provides a feed forward path that does not have the 180° phase shift of the common-source second gain stage. The gain path loses an inverting stage!

Disadvantage - A right-half-plane zero is introduced. If g_{m2} is not high enough (as for MOSFETs) this can lead to some problems.

Let us now consider the zero

Recall

$$\frac{v_o}{i_s} = \frac{-(g_{m2} - sC)R_1R_2}{1 + s[R_1C_1 + R_2C_2 + R_2C + R_1C(1 + g_{m2}R_2)] + s^2R_2R_1(C_1C_2 + CC_1 + CC_2)}$$

$$P_1 \cong -\frac{1}{g_{m2}R_1R_2C}$$

$$P_2 \cong -\frac{g_{m2}C}{C_1C_2 + C(C_1 + C_2)} \rightarrow -\frac{g_{m2}}{C_1 + C_2}$$

$$z = \frac{g_{m2}}{C}$$
For a one-pole roll off we had $\omega_u = \frac{g_{m1}}{C}$
Relative to ω_u $\left|\frac{P_2}{\omega_u}\right| \cong \frac{g_{m2}}{C_1 + C_2}$

 g_{m1} In MOS amplifiers $g_{m1} \mbox{ \& } g_{m2}$ are similar.

 ω_{μ}

What happens if the break frequency caused by the zero is below the nominal unity-gain frequency of the amplifier?

 g_{m2}

- Zero flattens out gain
- Causes an additional 90° phase-shift •

Page 186 ECE 422/522





The second stage is diode connected \Rightarrow a resistive load of $1/g_{m2}$ to the first stage.

$$\therefore \qquad \frac{v_o}{v_i} = g_{m1} \cdot \frac{1}{g_{m2}}$$

A simpler approach is the use of nulling resistor in series with C.



|P1| & |P2| are approximately the same as before but

$$z = \frac{1}{C_C \left(\frac{1}{g_{m2}} - R_Z\right)}$$

When
$$R_Z = \frac{1}{g_{m2}}$$

 $z = \infty$ i.e. the zero is eliminated.

Page 188 ECE 422/522

Remark

 The nulling resistor can be made larger to move the zero into the left half plane and improve the amplifier phase margin.



In fact, R₂ could also be used to cancel a pole.

R2 is implemented as a MOSFET biased in non-saturation (linear region)



Negative feedback

Benefits

- Stabilize gain of an amplifier against parameter changes in devices due to supply voltage variation, temperature changes, or device aging.
- Modify input and output impedances to suit needs.
 e.g. Voltage amplifier: large input impedance and small output impedance.
- Reduce distortion in amplifiers (the input-output transfer characteristics become more linear)
 - all audio amplifiers
 - Increase bandwidth of circuits - widely used in broadband amplifiers.

Disadvantages

- Gain is reduced in almost direct proportion to other benefits (add extra gain stages)
- Feedback causes instability and there is a tendency for oscillation. An amplifier may become an oscillator!

Feedback Equation (Ideal)



Page 189 ECE 422/522

Remarks

- Since the feedback network is usually formed from stable, passive elements, f is well defined and so is the overall amplifier gain.
- The feedback loop operates by forcing S_{fb} to be nearly equal S_i.

$$S_{\varepsilon} = S_i - S_{fb} = S_i - fS_o$$
$$= S_i - f \frac{a}{1 + af} S_i = \frac{S_i}{1 + af}$$
$$\therefore \quad \frac{S_{\varepsilon}}{S_i} = \frac{1}{1 + af} = \frac{1}{1 + T}$$
$$\frac{S_{fb}}{S_i} = f \frac{a}{1 + af} = \frac{T}{1 + T}$$

For T >> 1 $S_{fb} \cong S_i$; $S_{\epsilon} << S_i$ i.e. the feedback loop minimizes the error signal S_{ϵ} .

Gain sensitivity

$$A = \frac{a}{1+af}$$

$$\therefore \quad \frac{dA}{da} = \frac{(1+af)-af}{(1+af)^2} = \frac{1}{(1+af)^2}$$

If a changes by Δa , then A changes by ΔA

$$\Delta A = \frac{\Delta a}{\left(1 + af\right)^2}$$
$$\frac{\Delta A}{A} = \frac{\Delta a}{\left(1 + af\right)^2} \cdot \frac{1}{\frac{a}{\left(1 + af\right)}} = \frac{\Delta a/a}{\left(1 + af\right)} = \frac{\Delta a/a}{1 + T}$$

Page 191 ECE 422/522 a fractional change in 'a' shows up as a fractional change in A reduced by (1+T)

A a

Example

$$T = 100, \qquad \frac{\Delta a}{a} = 10\%$$
$$\frac{\Delta A}{A} \cong \frac{10}{100}\% = 0.1\%$$

Effect on Distortion

 negative feedback keeps overall gain A approximately constant ⇒ it should be effective in reducing distortion, because distortion is caused by changes in 'a' of the basic-amplifier transfer curves.



With feedback the slopes of transfer function curves are given by



Page 192 ECE 422/522 \Rightarrow the transfer characteristic will be much less nonlinear that the original amplifier.



Negative feedback reduces the gain but improves the linearity.

Remark

When the output shows hard saturation then the gain is zero and negative feedback cannot improve the situation.



Page 193 ECE 422/522

$$\begin{aligned} y_{11} &= \frac{i_1}{v_1}\Big|_{v_2=0} & y_{12} &= \frac{i_1}{v_2}\Big|_{v_1=0} \\ y_{22} &= \frac{i_2}{v_2}\Big|_{v_1=0} & y_{21} &= \frac{i_2}{v_1}\Big|_{v_2=0} & \underline{i} = \underline{Y} \, \underline{Y} \end{aligned}$$

h-parameters



g-parameters



Page 195 ECE 422/522

Review of 2-port representations

Linear 2-port Currents flow into the network



z-parameters



y-parameters





Page 194 ECE 422/522

Feedback Configurations

At the output can sample either voltage or current



Page 196 ECE 422/522

Consider a voltage amplifier whose output voltage is to be stabilized with feedback.

- sample output voltage (shunt)
- feedback a voltage proportional to the output. This voltage . is to be subtracted from the input voltage \Rightarrow in series with input
- Series Shunt feedback i.e. ↑

↑



Ideal case

$$\begin{aligned} z_{22f} &= \infty, \quad z_{11f} = 0; \quad \text{unilateral networks} \\ v_o &= av_\varepsilon \; ; \quad v_{fb} = fv_o \\ v_\varepsilon &= v_i - v_{fb} = v_i - fv_o \\ \Rightarrow v_o &= a(v_i - fv_o) \\ \text{or} \quad (1 + af)v_o &= av_i \\ &\qquad \frac{v_o}{v_i} = \frac{a}{1 + af} \end{aligned}$$
 i.e. the ideal feedback equation

Page 197 ECE 422/522

Example

 $z_i = 10k\Omega$, loop gain (T) = 1000 $Z_i \cong 10k(1000) = 10M\Omega$ \Rightarrow

Output Impedance



Shunt feedback always lowers output impedance by (1+T)

Remarks

- 1) Series-Shunt feedback results in an amplifier with high input impedance and low output impedance.
- 2) This is a desirable feature for "voltage-to-voltage" amplifiers . high Z_i to prevent loading of the source
 - low Z_o (like a good voltage source)

Equivalent 2-port representation



Transfer function that is stabilized is $\frac{V_o}{V_c}$

Effect on terminal impedances

Introduce terminal impedances in the amplifier z_i & z_o



$$\begin{aligned} v_o &= av_{\varepsilon} \\ v_i &= v_{\varepsilon} + fv_o = v_{\varepsilon} + f(av_{\varepsilon}) = v_{\varepsilon}(1 + af) \\ \text{Since} \quad i_i &= \frac{v_{\varepsilon}}{z_i} \implies i_i = \frac{v_i}{1 + af} \frac{1}{z_i} \\ i_i &= \frac{v_i}{z_i} \frac{1}{1 + af} \quad \text{or} \quad \frac{v_i}{i_i} = z_i(1 + T) \end{aligned}$$

The input impedance with feedback is Z_i

ı

i

$$Z_i = z_i(1+T)$$

Series feedback at the input always raises the input impedance by (1+T) Page 198 ECE 422/522

Transresistance amplifier

current input - voltage output

Output quantity to be stabilized is a voltage

- ⇒ feedback network is connected in shunt at the output
- Input is a current
 - \Rightarrow a current proportional to the output voltage has to be feedback in shunt with the input.

This is a shunt-shunt feedback



where a is a transresistance

 $i_{fb} = fv_o$ f is a transconductance \Rightarrow

Transfer function

$$\begin{split} v_o &= ai_x \\ i_x &= i_i - i_{fb} = i_i - fv_o \\ \Rightarrow & v_o &= a(i_i - fv_o) \\ \Rightarrow & \frac{y_o}{i_i} = \frac{a}{1 + af} \quad \text{i.e. the ideal feedback eqn.} \end{split}$$

Page 200 ECE 422/522

Note

'a' has dimensions of resistance 'f' has dimensions of conductance

T = af is dimensionless.

Remark

T will always be dimensionless.

Input impedance

$$\begin{split} i_{\varepsilon} &= i_{i} - i_{fb} \quad \Rightarrow \quad i_{\varepsilon} = i_{i}(1 - f\frac{a}{1 + af}) = \frac{l_{i}}{1 + af} \\ Z_{i} &= \frac{v_{i}}{i_{i}} \\ v_{i} &= i_{\varepsilon}z_{i} = \frac{z_{i}}{1 + af} i_{i} \\ Z_{i} &= \frac{v_{i}}{i_{i}} = \frac{z_{i}}{1 + af} = \frac{z_{i}}{1 + T} \end{split}$$

i.e. Z_i is reduced by a factor (1+T)

Output impedance

$$Z_o = \frac{z_o}{1+T}$$

 \therefore Shunt-shunt feedback reduces both $z_i \& z_o$

Remarks

- 1) Shunt-shunt feedback amplifiers take a current input and deliver a voltage output
- 2) To sense input current need a virtual short at the input (like
- an ammeter), which is what shunt-shunt feedback, produced. 3) For an ideal voltage source type of output need low output resistance, as is the case here.

Page 201 ECE 422/522



Remark

Approaches an ideal current amplifier. Low zin & high zout

Transconductance Amplifier

voltage input - current output

- sense output current i.e. feedback network in series \Rightarrow with the output.
- voltage input, convert current to voltage and feedback \Rightarrow in series to the input.

series-series feedback

Shunt-shunt feedback \Rightarrow good current-to-voltage conversion i.e. transresistance amplifier

Equivalent Circuits





Current Amplifier

- a current input & current output
- sense current at the output i.e. connect feedback \Rightarrow network in series with the output.
- current feedback to the input in shunt. \Rightarrow

shunt-series feedback



Page 202 ECE 422/522



'a' is a transconductance 'f' is a transresistance

 $\frac{i_o}{v_i} = \frac{a}{1 + af}$ \Rightarrow good transconductance amplifier $Z_i = z_i(1+T)$ $Z_o = z_o(1+T)$

Matching in Transistor Current Sources

<u>Goal</u>

Generation of two or more current sources of identical values

However, there is a mismatch due

mismatches in W/L and V_T 's

Noticing that

$$\begin{split} I_D &= \frac{K'}{2} \frac{W}{L} (V_{GS} - V_T)^2 \\ \frac{\partial I_D}{\partial \left(\frac{W}{L}\right)} &= \frac{I_D}{\left(\frac{W}{L}\right)} \quad and \quad \frac{\partial I_D}{\partial V_T} = -\frac{2I_D}{\left(V_{GS} - V_T\right)} \end{split}$$

we get
$$\frac{\Delta I_D}{I_D} = \frac{\Delta (W/L)}{W/I} - \frac{2\Delta V_T}{V_{GS} - V_T}$$

The first term is bias independent while the second term is bias dependent.

Remarks

The second term can be reduced by using large V_{GS}-V_T

- Since V_{T} has a considerable gradient with distance across a wafer, care must be taken in biasing current sources from the same bias line when devices are physically separated by large distances

Page 205 ECE 422/522

Define difference and average quantities

$$\Delta \left(\frac{W}{L}\right) = \left(\frac{W}{L}\right)_{1} - \left(\frac{W}{L}\right)_{2} \qquad \frac{W}{L} = \frac{1}{2}\left[\left(\frac{W}{L}\right)_{1} + \left(\frac{W}{L}\right)_{2}\right]$$
$$\Delta I_{D} = I_{D1} - I_{D2} \qquad I_{D} = \frac{1}{2}(I_{D1} + I_{D2})$$
$$\Delta V_{T} = V_{T1} - V_{T2} \qquad V_{T} = \frac{1}{2}(V_{T1} + V_{T2})$$
$$\Delta R_{L} = R_{L1} - R_{L2} \qquad R_{L} = \frac{1}{2}(R_{L1} + R_{L2})$$

$$V_{os} = \left(V_T + \frac{\Delta V_T}{2}\right) - \left(V_T - \frac{\Delta V_T}{2}\right) + \sqrt{\frac{2\left(I_D + \frac{\Delta I_D}{2}\right)}{K'\left(\frac{W}{L} + \frac{\Delta W}{L}\right)}} - \sqrt{\frac{2\left(I_D - \frac{\Delta I_D}{2}\right)}{K'\left(\frac{W}{L} - \frac{\Delta W}{2}\right)}}$$

Note that V_{os} is in the form

 $g(x) = f(x + \Delta x/2, y + \Delta y/2, ...) - f(x - \Delta x/2, y - \Delta y/2, ...)$ where $f = V_T + \sqrt{\frac{2I_D}{K'(W/L)}}$ $g(x) = \frac{\partial f}{\partial x} \Delta x + \frac{\partial f}{\partial y} \Delta y + ...$ Thus $V_{os} = \frac{\partial f}{\partial V_T} \Delta V_T + \frac{\partial f}{\partial I_D} \Delta I_D + \frac{\partial f}{\partial (W/L)} \Delta (W/L)$ $V_{os} = \Delta V_T + \frac{1}{2} \left(\frac{2I_D}{K'(W/L)} \right)^{-\frac{1}{2}} \frac{2}{K'(W/L)} \Delta I_D + \frac{1}{2} \left(\frac{2I_D}{K'} \right)^{-\frac{1}{2}} \frac{-2}{K'(W/L)^2} \Delta (W/L)$ $V_{os} = \Delta V_T + \frac{1}{2} \sqrt{\frac{2I_D}{K'(W/L)}} \left[\frac{\Delta I_D}{I_D} - \frac{\Delta (W/L)}{(W/L)} \right]$

Input offset voltage

For MOS differential amplifiers the effect of mismatches on dc performance is represented by an input offset voltage



 V_{OS} = differential input voltage that must be applied to drive the differential output voltage to zero. i.e. V_{id} for V_{od} = 0.

The predominate sources of offset are mismatches in W, L, V_T and R_L . The input offset voltage is a superposition of these different components.



$$\begin{split} V_{os} &- V_{gs1} + V_{gs2} = 0 \\ V_{os} &= V_{gs1} - V_{gs2} = \left(V_{T1} + \sqrt{\frac{2I_{D1}}{K'(W/L)_1}} \right) - \left(V_{T2} + \sqrt{\frac{2I_{D2}}{K'(W/L)_2}} \right) \end{split}$$

Page 206 ECE 422/522

Now V_{od} = 0 so $\Delta (I_D R_L) = 0$

$$\Rightarrow R_{L}\Delta I_{D} + I_{D}\Delta R_{L} = 0$$
$$R_{L}\Delta I_{D} = -I_{D}\Delta R_{L}$$
$$\frac{\Delta I_{D}}{I_{D}} = -\frac{\Delta R_{L}}{R_{L}}$$

Remembering that

$$V_{GS} - V_T = \sqrt{\frac{2I_D}{K'(W/L)}} \quad \text{gives}$$
$$V_{os} = \Delta V_T + \frac{V_{GS} - V_T}{2} \left[-\frac{\Delta R_L}{R_L} - \frac{\Delta (W/L)}{(W/L)} \right]$$

<u>Remark</u>

For a given percentage mismatch in R_L and (W/L), the offset scales directly as $(V_{\rm GS}\text{-}V_T)$

The ΔV_T component is independent of bias

 $V_{os} \sim 5\,{-}15~mV$ for MOS

The signs of individual terms not significant since mismatch factors can be + or -.

Worst case offset occurs when the terms have signs such that the individual contributions add.

i.e.
$$V_{os}(worst \ case) = |\Delta V_T| + \frac{V_{GS} - V_T}{2} \left[\left| \frac{\Delta R_L}{R_L} \right| + \left| \frac{\Delta (W/L)}{(W/L)} \right| \right]$$

Page 208 ECE 422/522

Example

$$\begin{split} I_{SS} &= 50 \mu A, \ \lambda = 0, \ K' = 600 \ \mu A/V^2 \\ W &= 8 \mu, \ L = 100 \mu, \ V_T \ \text{identical}, \ R_L \ \text{identical} \\ \text{worst case W/L mismatch} &= 2\% \implies \frac{\Delta (W_L)}{(W_L)} = 0.02 \\ V_{os} &= \frac{V_{GS} - V_T}{2} \frac{\Delta (W_L)}{(W_L)} \\ V_{GS} - V_T &= \sqrt{\frac{2I_D}{K'(W_L)}} = \sqrt{\frac{I_{SS}}{60 \mu (\frac{8}{100})}} = \sqrt{\frac{50 \mu}{60 \mu (\frac{8}{100})}} = 3.23 V \\ \therefore V_{os} (worst \ case) = \frac{3.23V}{2} (0.02) = 32 mV \\ \text{If in addition } \frac{\Delta R_L}{R_L} = 1\% = 0.01 \ \text{ then} \\ V_{os} (wc) &= \frac{3.23V}{2} (0.02 + 0.01) = 48 mV \end{split}$$

Input offset voltage for SC-pair with active load



$$V_{os} = \Delta V_{T1-2} + \frac{(V_{GS} - V_T)_{1-2}}{2} \left[-\frac{\Delta I_{D1-2}}{I_{D1-2}} - \frac{\Delta (W_{L})_{1-2}}{(W_{L})_{1-2}} \right]$$

From the previous current source mismatch analysis

$$\begin{split} \frac{\Delta I_{D3-4}}{I_{D3-4}} &= \frac{\Delta (W_{/L})_{3-4}}{(W_{/L})_{3-4}} - \frac{2\Delta V_{T3-4}}{(V_{GS} - V_T)_{3-4}} \\ \therefore V_{os} &= \Delta V_{T1-2} + \frac{(V_{GS} - V_T)_{1-2}}{2} \left[-\frac{\Delta (W_{/L})_{3-4}}{(W_{/L})_{3-4}} + \frac{2\Delta V_{T3-4}}{(V_{GS} - V_T)_{3-4}} - \frac{\Delta (W_{/L})_{1-2}}{(W_{/L})_{1-2}} \right] \\ V_{os} &= \Delta V_{T1-2} + \Delta V_{T3-4} \frac{(V_{GS} - V_T)_{1-2}}{(V_{GS} - V_T)_{3-4}} - \frac{(V_{GS} - V_T)_{1-2}}{2} \left[-\frac{\Delta (W_{/L})_{3-4}}{(W_{/L})_{3-4}} + \frac{\Delta (W_{/L})_{1-2}}{(W_{/L})_{1-2}} \right] \\ now \quad (V_{GS} - V_T)_{1-2} &= \frac{2I_D}{g_{m1}} \quad and \quad (V_{GS} - V_T)_{3-4} = \frac{2I_D}{g_{m3}} \\ \Rightarrow V_{os} &= \frac{\Delta V_{T1-2}}{Term} + \frac{\Delta V_{T3-4}}{W_{T3-4}} \frac{g_{m3}}{g_{m1}} - \frac{(V_{GS} - V_T)_{1-2}}{2} \left[-\frac{\Delta (W_{/L})_{3-4}}{(W_{/L})_{3-4}} + \frac{\Delta (W_{/L})_{1-2}}{(W_{/L})_{1-2}} \right] \\ Term 3 \end{split}$$

Term 1 is threshold mismatch of input transistors Term 2 is threshold mismatch of load devices Term 3 is W/L mismatches in input and load transistors

Remarks

- Term 2 is minimized by choosing W/L of load transistors so that g_{m3} is small w.r.t. g_{m1}
- Term 3 is minimized by operating the input transistors at low values of $V_{\text{GS}}\text{-}V_{\text{T}}$
- Term 1 is independent of the bias current as is the case for the simple SC pair

Page 210 ECE 422/522