#### A Comparison of Software and Hardware Techniques for x86 Virtualization

Keith Adams and Ole Agesen


VMware

**ASPLOS 2006** 


**Presenter: Daiping Liu** 


## • • Roadmap

- Overview
- **Classical Virtualization**
- **Software Virtualization**
- **Hardware Virtualization**
- **Evaluation**
- Conclusion



### Virtualization in a Nutshell





## • • Roadmap

#### Overview

**Classical Virtualization** 

**Software Virtualization** 

**Hardware Virtualization** 

**Evaluation** 

Conclusion

# • • Popek & Goldberg Theorem

An effective VMM may be constructed if the set of sensitive instructions for that computer is a subset of privileged instructions.


Fidelity: Behave identically in guest OS and host OSSafety: VMM manages all hardware resourcesPerformance: No VMM intervention for dominant number of instructions

trap-and-emulate virtualization

### De-privileging

Privileged: Trap-in-user-mode; No-trap-in-kernel-modeControl sensitive: Change the config of resourcesBehavior sensitive: Depend on the config of resources

 $\{\text{Sensitive Instructions}\} \subset \{\text{Privileged Instructions}\}$ 



### Shadow Structures

VMM provides an **execution environment** for guest OS and maintains **shadow structures** for privileged data.

#### **On-CPU privileged state**: A set of registers

- Maintain an image of registers
- Emulate as operations trap

Off-CPU privileged data: page tables, MMIO devices

- Access without trapping instructions (coherency lost)
- Memory traces

# Memory Traces

Use hardware page protection (**tracing**) to trap accesses to in-memory primary structures.

- Guest PTEs with shadow PTEs are write-protected
- MMIO devices must be read/write protected
- 1) **Decode** the faulting guest instruction;
- 2) Emulate its effect in the primary structure;
- 3) **Propagate** the change to the shadow structure.

#### Shadow Page Tables



**Exploit VMM/Guest OS interface**: Make guest OS provide higher-level information to VMM

- Improved performance
- Violate Fidelity

Exploit hardware/VMM interface: Make hardware understand VMM

Interpretive execution: Encode guest privileged state in hardware-defined format and execute in interpretive execution mode

Reduced the frequency of traps

## • • Roadmap

- Overview
- **Classical Virtualization**
- **Software Virtualization**
- **Hardware Virtualization**
- **Evaluation**
- Conclusion

### • • • x86 obstacles

**Visibility of privileged state**: Guest OS can observe that it's de-privileged by reading CPL of %cs.

Lack of traps for privileged instructions: Violate Popek-Goldberg's Theorem

> popf may change ZF and IF in privileged code; In deprivileged code, hardware simply suppresses attempts to modify IF without generating traps.

#### **Binary Translation**

### Simple Binary Translation

**Interpreter** separates virtual state (VCPU) from physical state (CPU) through maintaining the complete state of the machine (registers / memory)

Overcomes semantic obstacles: prevent leakage of privileged state from physical CPU into guest; emulate non-trapping instructions correctly

Performance bottleneck: Fetch-decode-execute cycle of the interpreter may generate hundreds of physical instructions per guest instruction.

### • • Interpreter Example

```
while (!halt && !interrupt) {
                     inst = code[PC];
                     opcode = extract(inst, 31, 6);
                     switch(opcode) {
                          case LoadWordAndZero: LoadWordAndZero(inst);
                          case ALU: ALU(inst);
                          case Branch: Branch(inst);
                          . . .}
             Instruction function list
                                                 ALU(inst) {
                                                        RT = extract(inst, 25, 5);
LoadWordAndZero(inst) {
                                                        RA = extract(inst, 20, 5);
                                                        RB = extract(inst, 15, 5);
      RT = extract(inst, 25, 5);
                                                        source1 = regs[RA];
       RA = extract(inst, 20, 5);
                                                        source2 = regs[RB];
      displacement = extract(inst, 15, 16);
                                                        extended opcode = extract(inst, 10, 10);
       if (RA == 0) source = 0;
                                                        switch(extended opcode) {
      else source = regs[RA];
                                                             case Add: Add(inst);
       address = source + displacement;
                                                              case AddCarrying: AddCarrying(inst);
       regs[RT] = (data[address] << 32) >> 32;
                                                              case AddExtended: AddExtended(inst);
      PC = PC + 4;
                                                              . . .}
                                                        PC = PC + 4:
```

# Oynamic Binary Translation

- **Binary**: Input is x86 binary code
- **Dynamic**: Translation happens at runtime
- **Subsetting**: Output is a safe subset (mostly user-mode instructions) of the full x86 instructions set
- **On demand**: Code is translated only when it is about to execute
- System level: Make no assumptions about the guest code.
- Adaptive: Translated code is adjusted in response to guest behavior changes to improve overall efficiency

### • • An example

}

```
isPrime:
                                                %ecx, %edi ; %ecx = %edi (a)
                                          mov
                                                %esi, $2 ; i = 2
                                          mov
                                                %esi, %ecx ; is i >= a?
                                          cmp
                                                prime ; jump if yes
                                          jge
                                                %eax, %ecx ; set %eax = a
                                nexti:
                                          mov
int isPrime(int a) {
                                                           ; sign-extend
                                          cdq
 for (int i = 2; i < a; i++) {
                                                %esi :a%i
                                          idiv
   if (a % i == 0) return 0;
                                                %edx, %edx ; is remainder zero?
                                          test
 }
                                          jz
                                                notPrime ; jump if yes
 return 1;
                                          inc
                                                %esi : i++
                                                %esi, %ecx ; is i >= a?
                                          cmp
                                          j1
                                                nexti ; jump if no
                                                %eax, $1 ; return value in %eax
                                prime:
                                          mov
                                          ret
                                notPrime: xor
                                                %eax, %eax ; %eax = 0
                                          ret
```

# • • Translation Unit

### **Translation unit**: 12 instructions or a terminating instruction


#### TU → Compiled code fragment (CCF)

isPrime: mov %ecx, %edi isPrime': mov %ecx, %edi ; IDENT
mov %esi, \$2
cmp %esi, %ecx
jge prime
jge prime
jge [takenAddr] ; JCC
jmp [fallthrAddr]

**Translator-invoking Continuations**: translation does not preserve original code layout

**Chaining optimization**: allow one CCF to jump directly to another OR fall through directly





No need to locate the generated block for Successor Indirect jump? jmp/call %eax, jmp/call \*0xdeadbeef

# • • • TU to CCF

TUs			CUTS							
			i	isPrime':	*mov mov	%ecx, %edi ; IDENT %esi, \$2				
isPrime:	mov	%ecx, %edi	7		cmp	%esi, %ecx				
	mov	%esi, \$2			jge	[takenAddr] ; JCC				
	cmp	%esi, %ecx				; fall-thru into next CCF				
	jge	prime		nexti':	*mov	%eax, %ecx ; IDENT				
nexti:	mov cdq	%eax, %ecx			cdq idiv	%esi				
	idiv	%esi			test	%edx, %edx				
	test	%edx, %edx			jz	notPrime' ; JCC				
	jz	notPrime				; fall-thru into next CCF				
	inc	%esi	1		*inc	%esi ; IDENT				
	cmp	%esi, %ecx	$\rightarrow$		cmp jl	%esi, %ecx nexti' ; JCC				
	jl	nexti			jmp	[fallthrAddr3]				
prime:	mov	%eax, \$1			J-P					
	ret			notPrime':	*xor	%eax, %eax ; IDENT				
notPrime:		%eax, %eax			pop	%r11 ; RET				
	ret		$\rightarrow$		mov	%gs:0xff39eb8(%rip), %rcx ; spill %rcx				
						(%ecx, %r11b				
					jmp	%gs:0xfc7dde0(8*%rcx)				

**CCFs** 

#### Memory Access & Virtual Registers

Segmentation (%gs): Efficient and safe memory access in guest OS

- VMM mapped in high part of the guest's address space
- > All segment registers but %gs hold truncated segments
- Translator inserts %gs prefix to gain access to VMM
- Non-IDENT translation if guest inst uses %gs prefix

notPrime':	*xor	%eax, %	l∕eax	;	IDENT				
	pop	%r11		;	RET				
	mov	%gs:0x1	ff39eb8	(%	rip),	%rcx	;	spill	%rcx
	movzx	%ecx, %	%r11b						
	jmp	%gs:0x1 %ecx, % %gs:0x1	fc7dde0	(8	3*%rcx)				

## Non-IDENT Translations

Most instructions can be translated IDENT, except:

- PC-relative address: small code expansion and slowdown
- > **Direct control flow**: insignificant slowdown
- > Indirect control flow: dynamic lookup
- Privileged instructions: it depends
  - May be faster than native: 60-cycle cli v.s. vcpu.flags.IF:=0
  - Or measurable overhead due to the callout and the emulation

# Adaptive Binary Translation

BT eliminates traps from *privileged instructions* and outperforms classical VMMs


rdtsc on Pentium 4 CPU					
Trap-and-emulate	2030 cycles				
Callout-and-emulate	1254 cycles				
In-TC emulation	216 cycles				

**Innocent until proven guilty** for non-privileged instructions accessing sensitive data: Start in the innocent state and detect instructions that trap frequently

Retranslate non-IDENT to avoid the trap

Patch the original IDENT translation with a forwarding jump to the new translation





Adaption takes **constant time** due to a forwarding jump

After adaption, we avoid taking a trap in ccf1 and instead execute a faster callout in ccf5

Remove forwarding jump from ccf1 if the offending instruction becomes innocent again

## • • Roadmap

Overview

**Classical Virtualization** 

**Software Virtualization** 

**Hardware Virtualization** 

**Evaluation** 

Conclusion

## • • • Intel VT-x

Intel VT-x defines processor-level support for VMMs on x86, in the form of **Virtual-Machine eXtentions** (VMX) operation


- VMX root operation for VMM
- VMX non-root operation for guest software
- VMX transitions: root (VM exits) <-> non-root (VM entries)

VMX enables guest software to run at the privilege level for which it was originally designed, even CPL 0.

# Virtual-Machine Control Structure

VMX *non-root operation* and VMX *transitions* are controlled by a data structure **Virtual-Machine Control Structure** (VMCS)

- > In-memory data structure pointed by VMCS Pointer
- VMX exit information, CPU state and control data
- Each VMCS for each virtual processor



### • • Example: Process Creation

Guest OS creates a process using fork()

fork() invoked: CPL transition happens w/o VMM intervention

COW in guest OS for both parent and child address space

Guest OS schedules the child process: exit and VMM constructs a new shadow page table

Hidden page fault exit: the child process touches memory that is not yet mapped in shadow page table

True page fault exit: paging protection constraints



Reducing the frequency of exits is the most important optimization for classical VMMs

Privileged instructions affect state within the virtual CPU as represented within the VMCS rather than unconditionally trapping

## • • Roadmap

Overview

**Classical Virtualization** 

**Software Virtualization** 

**Hardware Virtualization** 

**Evaluation** 

Conclusion

### • • Qualitative Comparison

BT wins in areas:

- > Trap elimination
- Emulation speed
- Callout avoidance
- Hardware VMM wins in areas:
  - Code density
  - > Precise exceptions
  - System calls

### Quantitative Comparison

Vmware Player 1.0.1: software and hardware-assisted VMMs

HP xw4300 workstation: VT-enabled 3.8 GHz Intel P 4 672

**Guest OS** 

- RedHat Enterprise Linux 3
- Windows 2003 Enterprise x64 Edition

Test cases:

- Macrobenchmarks: SPECint 2000, SPECjbb 2005, Apache, compile, 2D Graphics, and PassMark
- Microbenchmarks: Forkwait
- > Nanobenchmarks: syscall, in/out, callret, pgfault, ...

### AacroBenchmarks





Figure 2. SPECint 2000 and SPECjbb 2005.

Both VMMs run to score close to native

mcf runs faster than native on both VMMs

SPECjbb performs even closer to native

#### MacroBenchmarks



**Apache**: All four tests compare poorly to native

**Compile/PassMark**: software VMM outperforms hardware VMM

**2DGraphics**: hardware VMM outperforms software VMM

### MicroBenchmarks

```
int main(int argc, char *argv[]) {
  for (int i = 0; i < 40000; i++) {
    int pid = fork();
    if (pid < 0) return -1;
    if (pid == 0) return 0;
    waitpid(pid);
  }
  return 0;
}</pre>
```

forkwait					
Native	6.0s				
Software VMM	36.9s				
Hardware VMM	106.4s				

- > system calls
- > context switching
- > creation of address spaces
- modification of traced page table entries
- injection of page faults

### NanoBenchmarks




Figure 4. Virtualization nanobenchmarks.

> syscall, call/ret, divzero:
Native = Hardware >Software

#### ➢ in, cr8wr:

Software > Native > Hardware


#### >pgfault, ptemod: Native > Software >Hardware

#### • • Future Opportunities

- Hardware overheads will shrink over time
- A more potent approach is to eliminate exits entirely
- A hybrid VMM
- Hardware MMU support
  - Intel's Extended Page Tables (EPT)
  - > AMD's Nested Paging Tables

	3.8GHz P4 672	2.66GHz Core 2 Duo
VM entry	2409	937
Page fault VM exit	1931	1186
VMCB read	178	52
VMCB write	171	44

 Table 1. Micro-architectural improvements (cycles).



Reference: www.vmware.com/pdf/Perf\_ESX\_Intel-EPT-eval.pdf

## • • Roadmap

- Overview
- **Classical Virtualization**
- **Software Virtualization**
- **Hardware Virtualization**
- **Evaluation**
- Conclusion

## • • Conclusion

- ✓ Both VMMs perform well on compute-bound workloads
- ✓ Software outperforms hardware for workloads that perform I/O, create processes, or switch contexts rapidly
- ✓ Hardware outperforms for workloads with system calls
- ✓ While hardware VMM simplifies VMM design, it rarely improves performance
- ✓ MMU is the bottleneck for hardware VMM



