

A large, faint watermark of the Uppsala University seal is visible on the left side of the slide. The seal is circular and contains the text "M. S. UPPSALA" around the top and "F. R. I. T. A. S." around the bottom. In the center, there is a sun with rays and a cross.

# **Multiprocessors and Coherent Memory**

---

Erik Hagersten  
Uppsala University



# Goal for this course

- Understand **how and why** modern computer systems are designed the way they are:
  - ✱ pipelines
  - ✓ memory organization
  - ✓ virtual/physical memory ...

- Understand **how and why** multiprocessors are built

- ✱ Cache coherence
- ✱ Memory models
- ✱ Synchronization...

- Understand **how and why** parallelism is created

- ✱ Instruction-level parallelism
- ✓ Memory-level parallelism
- ✱ Thread-level parallelism...

- Understand **how and why** multiprocessors of combined SIMD/MIMD type are built

- ✱ GPU
- ✱ Vector processing...

- Understand **how** computer systems are adopted to different usage areas

- ✱ General-purpose processors
- ✱ Embedded/network processors...

- Understand the physical limitation of modern computers

- ✓ Bandwidth
- ✱ Energy
- ✱ Cooling...

This batch of lectures



# The era of the "Rocket Science Supercomputers" 1980-1995

- The one with the most blinking lights wins
- The one with the niftiest language wins
- The more different the better!





# The server market 1995


Server Size	High-Perf. Computing	Commercial Computing
<\$10k	1%	19%
<\$50k	5%	25%
<\$250k	5%	24%
<\$1M	2%	9%
>\$1M	3%	8%

UNIX shared-mem servers

The target of the rocket science supercomputers




# Multicore: Who has not got one?





# *MP Taxonomy (more later...)*





# Models of parallelism

- Processes (**fork** or **&** in UNIX)
  - ✱ A parallel execution, where each process has its own process state, e.g., its own VA→PA mapping
- Threads (**thread\_create** in POSIX)
  - ✱ Parallel threads of control inside a process
  - ✱ There are some thread-shared state, e.g., VA→PA mapping.
- More: OpenMP, OpenACC, OpenCL, SILC, ...
- Common property: Each thread has its own PC (i.e. executes its own code independently)
- More during lab lecture...




# **What is: Coherent Shared Memory?**

Erik Hagersten  
Uppsala University






# Programming Model: Coherent shared memory






# Adding Caches. Gives the illusion of:

- Shorter Memory Latency
- Higher Memory Bandwidth






# Our Generic Shared Memory Arch.






# Automatic Replication of Data





# The Cache Coherent Memory System

## Coherent Write (Here: Write invalidate)






# The Cache Coherent Memory System

## Coherent Read & Write-back

(Here: Cache to Cache Transfer)






# The Cache Coherent Memory System

## Coherent Read & Write-back

(Here: Write Back)






# The Cache Coherent Memory System

## Coherent Read & Write-back

(Here: Cache-to-Cache Transfer and Write Back)







Good intuition, but  
too strong definition!

# Summing up Coherence

*There can be many copies of a datum, but only one value*


*There is a single global order of value changes to each datum*

*After the computer stops, all copies should have the same value*

Thread1={1,2,3,4,5,6,7...} Thread2={1,4,7...} Thread3=~~{1,8,7...}~~



# Where does coherence matter?





# Summary Coherence

- Coherent shared-memory programming model requires coherence
- (There is also non-coherent shared memory, e.g. single-sided MPI, PGAS)
- All threads can read and write shared data.
- Coherent view of the value of a datum
- Often: Coherence is kept per cache line.



# **Snooping Coherence**

---

Erik Hagersten  
Uppsala University




# Implementation options for coherence

- Two coherence options
  - ✱ Snoop-based ("broadcast protocol")
  - ✱ Directory-based ("point to point protocol")
- Different scalability
- Different latency



# "Upgrade" in snoop-based




**How can we implement coherence on a write?**

- ☐ Invalidate A in mem.
- ☐ Invalidate A in left \$
- ☐ Invalidate A in right \$
- ☐ Invalidate A in both left and right \$




# "Upgrade" in dir-based





# Snoop-based Protocol Implementation










# Snoop-based Protocol Implementation





# Example: MOSI Bus Snoop

## STATES:

**M – Modified:** My dirty\* copy is the only cached copy

**S – Shared:** I have a clean copy, others may also have a copy

**O – Owner:** I have a dirty copy, others may also have a copy

**I – Invalid:** I have no valid copy in my cache (including cache miss)

## BUS TRANSACTIONS FROM OTHERS:

**BUSrts** ReadtoShare. Reading the data

**BUSrtw** ReadToWrite. Reading the data with the intention to modify it right away


**BUSinv** Invalidating other caches copies

**BUSwb** Writing data back to memory

\*Dirty: my value differs from the old value in mem

**Why is there no BUSinv arrow from M?**

- ☐ No other can have a cached copy
- ☐ BUSinv is only used for writes




**Input-signal/Reply-signal**

Meaning: If you are in state M and see **BUSrts**, goto state O and reply with Data



# Snoop-based Protocol Implementation





# Example: CPU access MOSI


## STATES:

**M – Modified:** My dirty\* copy is the only cached copy

**S – Shared:** I have a clean copy, others may also have a copy

**O – Owner:** I have a dirty copy, others may also have a copy

**I – Invalid:** I have no valid copy in my cache (may be a cache miss)



## FROM MY CPU:

**CPUread** Caused by a Load instruction

**CPUwrite:** Caused by a Store or Atomic instruction


**CPUrepl:** Caused by a replacement of this cacheline (caused by murphy ☺)

**Input-signal/Reply-signal**

Meaning: If you are in state I and see CPUread, send a BUSrts and goto S



# "Upgrade" in snoop-based





# Summary

- Snooping was first suggested by Jim Goodman in ISCA, Stockholm 1984
- Effectively implements coherence through broadcast of "read and write misses"
- Best suited for on-chip coherence between a small number of caches



# **MOSI Snooping Coherence Protocol Implementation**


---

Erik Hagersten  
Uppsala University






# Snoop-based Protocol Implementation





# Upgrade: Readable → Writable







# Upgrade – the requesting CPU

## Defines action to CPU events:

**CPUwrite:** Caused by a store miss

**CPUread** Caused by a load miss


**CPUrepl:** Caused by a replacement





**BUSInv**

# Upgrade – the other CPUs



## Defines action to Bus snoops:


**BUSrts: ReadtoShare** (reading the cacheline)

**BUSrtw, ReadToWrite** (reading the cacheline with the intention to modify it right away)

**BUSwb:** Writing a cacheline back to memory

**BUSInv:** Invalidating other caches copies of the cacheline

BUSrts  
BUSrtw  
BUSInv  
BUSwb





# More Cache Lingo

- **Capacity miss** – too small cache
- **Conflict miss** – limited associativity
- **Compulsory miss** – accessing data the first time
- **Coherence miss** – The cache would have had the data unless it had been invalidated by someone else
- **Upgrade miss:** (only for writes) – The cache would have had a writable copy, but answered a read request and “downgraded” itself to read-only state
- **False sharing:** Coherence/downgrade is caused by a shared cacheline and not by shared data:


## False sharing example:

Read A  
...  
Write A  
...  
Read A

...  
Read D  
...  
Write D

cacheline:

A, B, C, D




# **Implementing Snooping. One example (Sun E6000, $\approx$ Intel P6,)**

---

Erik Hagersten  
Uppsala University




# Snoop-based architecture: Dual tags





# The Cache Coherent Memory System


## Coherent Write (Here: Write invalidate)








# "Upgrade" in snooped-based





# The Cache Coherent Cache-to-cache







# Cache2cache – the requesting CPU

**CPUwrite:** Caused by a store miss


**CPUread** Caused by a loadmiss

**CPUrepl:** Caused by a replacement





## BUSrts



**BUSrts: ReadToShare** (reading the data with the intention to read it)


**BUSrtw, ReadToWrite** (reading the data with the intention to modify it)

**BUSwb:** Writing data back to memory

**BUSinv:** Invalidating other caches copies


# Cache-to-cache – the other CPU

BUSrts  
BUSrtw  
BUSinv  
BUSwb






# Cache-to-cache in snoop-based





**BUSrts**

# Yet Another Cache-to-cache




**BUSrts: ReadtoShare** (reading the data with the intention to read it)

**BUSrtw, ReadToWrite** (reading the data with the intention to modify it)

**BUSwb:** Writing data back to memory

**BUSinv:** Invalidating other caches copies

BUSrts  
BUSrtw  
BUSinv  
BUSwb





# Summary

- Dual tags enable bus snoops and CPU lookups in parallel
- A datum may actually have several values "at the same wall-clock time"
- ... but not in "logic time": No software can detect that there are different values
- The value-change order maintained



# Other Coherence Alternatives

---

Erik Hagersten  
Uppsala University





# Common Cache States

- M – Modified  
My dirty (i.e. modified) copy is the only cached copy
- E – Exclusive  
My clean copy is the only cached copy
- O – Owner  
I have a dirty copy, others may also have a copy
- S – Shared  
I have a clean copy, others may also have a copy
- I – Invalid  
I have no valid copy in my cache



# Some Coherence Alternatives

Our first target

## ■ MOSI

- ✱ Leave one dirty copy in a cache on a cache2cache transfer

## ■ MSI

- ✱ Writeback to memory on a cache2cache.

## ■ MOESI

- ✱ The first reader will go to E and can later become a writer cheaply



# Example $A = A + 1$

Initially A is only in mem

## **MOSI:**


<u>CPU</u>	<u>BUS</u>	<u>State</u>
LD A...	RTS(A)	S
ADD 1...	-	
ST A...	INV(A)	M
LD B	RTS(B)	S
ADD 1	-	
ST B	INV(B)	M
...		

## **MOESI:**

<u>CPU</u>	<u>BUS</u>	<u>State</u>
LD A	RTS(A)	E
ADD 1	-	
ST A	-	M
LD B	RTS(B)	E
ADD 1	-	
ST B	-	M
...		




# Update-based MOSI protocol





# Update-based MOSI protocol: Next write



Read A

Read A

...

...

Read A

...

Read A

...

Write A

Write A

Read B


...

Read A



# Update-based Coherence

- Write the new value to the other caches holding a shared copy (instead of invalidating...)
- Can avoid coherence misses
- May consume a large amount of snoop bandwidth
- Hard to implement some "memory models"
- Few commercial implementations: SPARCCenter2000, Xerox Dragon



# **Preparing for IRL**



# Example during next IRL Class:

All the three RISC CPUs in a **MOSI** shared-memory (sequentially consistent) multiprocessor executes the following code almost at the same time:

```
while(A != my_id){};    /* this is a primitive kind of lock */
B = B + A;
A = A + 1;              /* this is a primitive kind of unlock */
while (A != 4) {};      /* this is a primitive kind of barrier sync */
<after a long time>
<some other execution replaces A and B from the caches, if still
present>
```

Initially, CPU1 has its local variable `my_id=1`, CPU2 has `my_id=2` and CPU3 has `my_id=3` and the globally shared variables `A` is equal to 1 and `B` is equal to 0.

Assume that CPU3, 2 and 1 first make one memory reference (i.e, a load or a store) each and then repeats that interleaving.

The following four bus transaction types can be seen on the snooping bus connecting the CPUs:

- **RTS:** ReadtoShare (reading the data with the intention to read it)
- **RTW,** ReadToWrite (reading the data with the intention to modify it)
- **WB:** Writing data back to memory
- **INV:** Invalidating other caches copies

Show every state change and/or value change of `A` and `B` in each CPU's cache according to one possible interleaving of the memory accesses. After the parallel execution is done for all of the CPUs, the cache lines still in the caches will be replaced. These actions should also be shown. For each line, also state what bus transaction occurs on the bus (if any) as well as which device is providing the corresponding data (if any).





## Example of a state transition sheet:

CPU action	Bus Transaction (if any)	State/value after the CPU action						Data is provided by [Cache 1, 2, 3 or Mem] (if any)
		CPU1 A      B		CPU2 A      B		CPU3 A      B		
Initially		I	I	I	I	I	I	
CPU3: LD A	RTS(A)					S/1		Mem
CPU2: LD A	RTS(A)			S/1				Mem
CPU1: LD A	RTS(A)	S/1						Mem
CPU3: LDA	—							—



# **What are Memory Models?**

Erik Hagersten  
Uppsala University  
Sweden



# Where Memory Models Matter

## ■ Flag synchronization

(initially flag = 0 and A = 0)

```
...  
A = 1;  
flag = 1;  
...  
while (flag != 1) {};  
X = A;  
print(X);
```

**Trick question**

**What value will be printed?**

- ☐ 0
- ☐ 1
- ☐ Undefined (either 0 or 1)

## ■ Causality (Causal correctness)

(Initially A = 0 and B = 0)

```
...  
A = 1;  
...  
while (A==0) {};  
B = 1;  
...  
while (B==0) {};  
X = A;  
print(X);
```


**Trick question**

**What value will be printed?**

- ☐ 0
- ☐ 1
- ☐ Undefined (either 0 or 1)



# Dekker's Algorithm (mutual exclusion)



## Trick question

Is it possible that both threads "win"?

- ☐ Yes
- ☐ No
- ☐ Undefined



# Memory Ordering

- Coherence defines a per-datum valuechange order
- Memory model defines the valuechange order for all the data.



# Memory Ordering

- Defines the guaranteed memory ordering
- Is a "contract" between the HW and SW guys
- Without it, you may not be able to say much about the result of a parallel execution



# Observing order in SW

In which order did A and B change value?

## Value order

LD newA; LD oldB → *newA before newB*

ST newA; LD oldB → *newA before newB*

ST newA; ST newB → *newA before newB*

## Program order

The order of program statements of each thread



# In which global order were these statements executed?

( A' denotes a modified value to the data at addr A)


**Thread 1**

LD A  
ST B'  
LD C  
ST D'  
LD E  
...  
...

**Thread 2**

ST A'  
LD B'  
ST C'  
LD D  
ST E'  
...  
...

(LD A happen before ST A')









# One possible observed order

# Another possible observed order

Thread 1 Thread 2




Thread 1 Thread 2





# "The intuitive memory order"

## Sequential Consistency (Lamport)



- ✱ Global order achieved by *interleaving* all memory accesses from different threads
- ✱ SW should not be able to detect contradictory orders
- ✱ "Programmer's intuition is maintained"
- ✱ Unnecessarily restrictive ==> performance penalty



# Where Memory Models Matters

## ■ Flag synchronization

(initially flag = 0 and A = 0)

```
...  
A = 1;  
flag = 1;  
...  
while (flag != 1) {};  
X = A;  
print(X);
```

**Given Sequential Consistency:  
What value will be printed?**

- ☐ 0
- ☐ 1
- ☐ Undefined (either 0 or 1)

## ■ Causality (Causal correctness) (Initially A = 0 and B = 0)


```
...  
A = 1;  
...  
while (A==0) {};  
B = 1;  
...  
Read A  
...  
while (B==0) {};  
X = A;  
print (X);
```

**Given Sequential Consistency:  
What value will be printed?**

- ☐ 0
- ☐ 1
- ☐ Undefined (either 0 or 1)



# Dekker's Algorithm (mutual exclusion)




**Given Sequential Consistency:**  
**Is it possible that both threads "win"?**

- ☐ Yes
- ☐ No
- ☐ Undefined




# Proving Dekker's Algorithm under SC





# Can the case “both win” happen under SC?

## Access graph





**Cyclic access graph → Not SC  
(there is no global order)**



# One thread wins under SC

Only Right wins  $\rightarrow$  SC is OK





Not cyclic graph  $\rightarrow$  SC

One global order:  
**STB < LDA < STA < LDB**



# No thread wins under SC

No thread wins  $\rightarrow$  SC is OK



Four Partial Orders, still SC

$STB < LDA$  ;  $STA < LDA$ ;  $STB < LDB$  ;  $STA < LDA$





# Summary

- Gives the "illusion" of **one global order** between all memory accesses
- If two threads can observe two contratrictive [partial] orders, SC is broken.
- Maintains human intuition
- ... at the cost of performance (or complexity)



# Other Memory Models


---

Erik Hagersten  
Uppsala University



# "Almost intuitive memory model"


## Total Store Ordering [TSO] (P. Sindhu)



- ✱ Global *interleaving* [order] for all stores from different threads (own stores excepted)
- ✱ "Programmer's intuition is almost maintained"
  - Flag synchronization? Yes
  - Store causality? Yes
  - Does Dekker work? No
- ✱ Unnecessarily restrictive ==> performance penalty



# TSO HW Model



➔ Stores are moved off the critical path  
Coherence implementation can be the same as for SC



# Where Memory Models Matters

## ■ Flag synchronization

(initially flag = 0 and A = 0)

...  
A = 1;  
flag = 1;

...  
while (flag != 1) {};  
X = A;  
print(X);

**Given Total Store Order:  
What value will be printed?**

- ☐ 0
- ☐ 1
- ☐ Undefined (either 0 or 1)

## ■ Causality (Causal correctness) (Initially A = 0 and B = 0)

...  
A = 1;  
...

...  
...  
while (A==0) {};  
B = 1;

Read A

...  
...  
...

while (B==0) {};  
X = A;  
print (X);

**Given Total Store Order:  
What value will be printed?**


- ☐ 0
- ☐ 1
- ☐ Undefined (either 0 or 1)



# Dekker's Algorithm (mutual exclusion)

Initially  $A = B = 0$

"fork"



$A := 1$   
if ( $B == 0$ ) print("A won")

$B := 1$   
if ( $A == 0$ ) print("B won")

Does the write  
become globally  
visible  
before  
the read is  
performed?




**Given Total Store Order:  
Is it possible that both threads "win"?**

- ☐ Yes
- ☐ No
- ☐ Undefined



# Dekker's Algorithm for TSO



**Memory barrier:** Tells the HW to not start the LD until all previous stores have been "globally ordered"


→ behaves like SC

→ Dekker's algorithm works!



# Weak/release Consistency

(M. Dubois, K. Gharachorloo)



- ✱ **Most accesses are unordered**
- ✱ **"Programmer's intuition is not maintained"**
  - Flag synchronization? No
  - Causal correctness? No
  - Dekker? No
- ✱ **Global order only established when the programmer explicitly inserts **memory barrier** instructions**
  - ++ Better performance!!
  - Interesting bugs!!






# Weak/Release consistency

- New flag synchronization needed


A := data;	while (flag != 1) {};
membarrier;	membarrier;
flag := 1;	X := A;

- Dekker's: same as TSO
- Causal correctness provided for this code





# Processor Consistency [PC] (J. Goodman)



- PC: The stores from a processor appears to others in program order.
  - Flag synchronization? Yes
  - Causal correctness? Not clearly defined by Goodman. (yes, for PC "with causal correctness")
  - Dekker? No



# Learning more about memory models

*Shared Memory Consistency Models: A Tutorial*  
by Sarita Adve, Kouroush Gharachorloo  
in IEEE Computer 1996 (in the "Papers" directory)

RTFM: Read the F\*\*\*\*\*n Manual of the system you are working on!

(Different microprocessors and systems supports different memory models.)

## **Issue to think about:**

What code reordering may compilers really do?

What does "volatile" declarations in C mean?



# X86's new memory model

- Processor consistency with causal correctness for non-atomic memory ops
- TSO for atomic memory ops
- (Academia says the x86 mem model is TSO)

- Link to the Intel manual (Section 8.2)

<http://download.intel.com/products/processor/manual/325462.pdf>

- Video presentation:

<http://www.youtube.com/watch?v=WUfvvFD5tAA&hl=sv>



# **Synchronization**

Erik Hagersten  
Uppsala University  
Sweden

## How many additions will be executed?

- ☐ N
- ☐ Any value between N and N + 3
- ☐ Any value between N and N \* 4

Execution on a sequentially consistent shared-memory machine:

"thread\_create"

### PSEUDO ASM CODE

```
LD R1, #N
LOOP: LD R2, (sum)
      SUB R1, R1, R2
      BGZ R3, CONT:
      LD R2, (sum)
      ADD R2, R2, #1
      ST R2, (sum)
      BR LOOP:
CONT:
```

```
while (sum < N)
  sum := sum + 1
```

```
while (sum < N)
  sum := sum + 1
```

```
while (sum < N)
  sum := sum + 1
```

```
while (sum < N)
  sum := sum + 1
```

"join"

printf (sum)

## What value will get printed?

- ☐ N
- ☐ N+1
- ☐ Any value between N and N + 3



# Need to introduce synchronization

- Locking primitives are needed to ensure that only one process can be in the critical section:

```
LOCK(lock_variable) /* wait for your turn */  
if (sum > threshold) {  
    sum := my_sum + sum  
}  
UNLOCK(lock_variable) /* release the lock*/
```

Critical Section

```
if (sum > threshold) {  
    LOCK(lock_variable) /* wait for your turn */  
    sum := my_sum + sum  
    UNLOCK(lock_variable) /* release the lock*/  
}
```

Critical Section



# Components of a Synchronization Event

- Acquire method
  - ✱ Acquire right to the synchronization (enter critical section, go past sync event)
- Waiting algorithm
  - ✱ Wait for synch to become available when it isn't
- Release method
  - ✱ Enable other processors to acquire right to the synch





# Atomic Instruction to Acquire

**Atomic example: test&set "TAS R1, (location)"**

The value at Mem(location) is loaded into R1, and the constant "1" atomically stored into Mem(location)  
(Other constant could be implemented, e.g., SPARC: "FF")

**Looks like a "store" to the coherence protocol**

**Implementation:**

1. Get a writable exclusive copy of the cache line (state M in MOSI)
2. Make the atomic modification to that cached copy

**Examples of other atomic primitives:**

**SWAP R1, (location):** atomically swap the values of R1 with Mem(location)

**CAS R1, R2, (location):** (Compare&Swap) SWAP if Mem(location)=REG2



# Waiting Algorithms

## Blocking

- ✱ Waiting processes/threads are de-scheduled
- ✱ High overhead
- ✱ Allows processor to do “other things”

## Busy-waiting

- ✱ Waiting processes repeatedly test a lock\_variable until it changes value
- ✱ Lower overhead, but consumes processor resources
- ✱ Can cause coherence network traffic

**Hybrid methods:** busy-wait a while, then block



# Release Algorithm

- Typically just a store "0"
- More complicated locks may require a conditional store or a "wake-up".



# A Bad Example: "POUNDING"

## How is TAS treated by the coherence protocol?

- ☐ Like a CPU read operation
- ☐ Like a CPU write operation
- ☐ By performing the "SWAP" atomically in DRAM

```
proc lock(lock_variable) {  
    while (TAS[lock_variable]==1) {}    /* pound on the lock until free */  
}
```

```
proc unlock(lock_variable) {  
    lock_variable := 0  
}
```

## If two threads are waiting for the lock

- ☐ They will both spin locally in their cache
- ☐ They will create coherence traffic by invalidating each other
- ☐ They will both block and need to be woken up by the OS

Assume: The function `TAS[addr]` returns the current memory value at `addr` and **atomically** writes the busy pattern "1" to the memory

**Spinning threads produce traffic!**



# Optimistic Test&Set Lock "spinlock"

```
proc lock(lock_variable) {  
    while true {  
        if (TAS[lock_variable] ==0) break;    /* pound on the lock once, done if TAS==0 */  
        while(lock_variable != 0) {}          /* spin locally in your cache until "0" observed */  
    }  
}  
  
proc unlock(lock_variable) {  
    lock_variable := 0  
}
```

## If two threads are waiting for the lock

- ☐ They will mostly spin locally in their cache
- ☐ They will create coherence traffic all the time by invalidating each other
- ☐ They will both block and need to be woken up by the OS

**Much less coherence traffic!!**

**-- still lots of traffic at lock handover!**

**More on this during Scalable Synchronization**




# Pesimistic Test&Set Lock "spinlock"

```
proc lock(lock_variable) {  
    while true {  
        while(lock_variable != 0) {} /* spin locally in your cache until "0" observed */  
        if (TAS[lock_variable] == 0) break; /* pound on the lock once, done if TAS==0 */  
    }  
}  
  
proc unlock(lock_variable) {  
    lock_variable := 0  
}
```

**Slightly less traffic than Optimistic for contended locks  
-- still lots of traffic at lock handover!  
More solutions during Scalable Shared Memory**




# It could still get messy!






# ...messy (part 2)

N-1 Test&Set  
(i.e., N writes)



L== 1



potentially:  $\sim N * N/2$  reads :-(

Problem1: Contention on the interconnect slows down the CS execution

Problem2: The lock hand-over time is  $N * \text{read\_throughput}$

Fix1: Some back-off strategy, bad news for hand-over latency

Fix2: Queue-based locks






# **Barrier Synchronization**

Erik Hagersten  
Uppsala University



# Barrier Synchronization





# Barriers: Make the first threads wait for the last thread to reach a point in the program

1. Software algorithms implemented using locks, flags, counters
2. Hardware barriers
  - ✱ “Wired-AND” line separate from address/data bus
  - ✱ Set input high when arrive, wait for output to be high to leave
  - ✱ (In practice, multiple wires to allow reuse)
  - ✱ Difficult to support arbitrary subset of processors



# A Naïve Centralized Barrier

```
BARRIER (bar_name, p) {
```

```
    LOCK(bar_name.lock) {
```

```
        if (bar_name.counter == p) bar_name.counter = 0; /* init count */
```

```
        bar_name.counter++;
```

```
/* globally increment the barrier count */
```

```
    }
```

```
    UNLOCK(bar_name.lock)
```

```
    while (bar_name.counter < p) {}; /* wait for the last thread */
```

```
}
```



# A More Complicated Centralized Barrier

```
BARRIER (bar_name, p) {
```

```
int loops;
```

```
loops = 0;
```

```
local_sense = !(local_sense) ;
```

*/\* toggle private sense variable  
each time the barrier is used \*/*

```
LOCK(bar_name.lock);
```

```
bar_name.counter++;
```

```
if (bar_name.counter == p) {
```

*/\* globally increment the barrier count \*/*

*/\* everybody here yet ? \*/*

```
bar_name.flag = local_sense;
```

*/\* release waiters\*/*

```
UNLOCK(bar_name.lock)
```

```
}
```

```
else
```

```
{ UNLOCK(bar_name.lock);
```

```
while (bar_name.flag != local_sense) { /* wait for the last guy */
```

```
if (loops++ > UNREASONABLE) report_warning(pid)}
```

```
}
```