

Data Hazards



sub R7, R6, R3 add R6, R3, R1 addi R3, R1, #35

Data Hazard



CSE 240A

IF/ID

Dean Tullsen

MEM/WB



Solutions?



Dealing with Data Hazards through Forwarding



Dealing with Data Hazards through Forwarding



Forwarding Options

- ADD -> ADD
- ADD -> LW
- ADD -> SW (2 operands)
- LW -> ADD
- LW -> LW
- LW -> SW (2 operands)

(I'm letting ADD stand in for all ALU operations)

More Forwarding



Forwarding in the Pipeline



More Forwarding



Forwarding and Stalling

 lw
 R1, 0(R2)
 IF
 ID
 EX
 WB
 ID

 sub
 R4, R1, R6
 ID
 ID
 ID
 ID
 ID

 and
 R6, R1, R7
 ID
 ID
 ID
 ID
 ID

 or
 R8, R1, R9
 ID
 ID
 ID
 ID
 ID
 ID

Example

Avoiding Pipeline Stalls

ADD R1, R2, R3 SW R1, 1000(R2) LW R7, 2000(R2) ADD R5, R7, R1 LW R8, 2004(R2) SW R7, 2008(R8) ADD R8, R8, R2 LW R9, 1012(R8) SW R9, 1016(R8)

CSE 240A

Dean Tullsen

Iw R1, 1000(R2) Iw R3, 2000(R2) add R4, R1, R3 Iw R1, 3000(R2) add R6, R4, R1 sw R6, 1000(R2)

• this is a compiler technique called *instruction scheduling*.

CSE 240A

Dean Tullsen

How big a problem are these pipeline stalls?

- 13% of the loads in FP programs
- 25% of the loads in integer programs

Detecting ALU Input Hazards



Inserting Bubbles

- Set all control values in the EX/MEM register to safe values (equivalent to a nop)
- Keep same values in the ID/EX register and IF/ID register
- Keep PC from incrementing

Adding Datapaths



CSE 240A

Control Hazards

- Result from branch or control ______
- Instructions are not only dependent on instructions that produce their operands, but also on all previous control flow (branch, jump) instructions that lead to that instruction.



Dean Tullsen

Dean Tullsen

Old Datapath



CSE 240A

Dean Tullsen

Branch Hazards





New Datapath



Branch Hazards



What We Know About Branches

- more conditional branches than unconditional
- more forward than backward
- 67% of branches taken
- backward branches taken 80%

Four Branch Hazard Alternatives

- •
- 4 delayed branch

CSE 240A

Dean Tullsen

#1 _____ until branch direction clear

• Problems?

#2 Predict Branch Not Taken

- Execute successor instructions in sequence
- "Squash" instructions in pipeline if branch actually taken
- Advantage of late pipeline state update
- 33% MIPS branches not taken on average
- PC+4 already calculated, so use it to get next instruction
- This is what the pipeline is doing, anyway

CSE 240A

Dean Tullsen



- From fall through: only valuable when branch not taken
- Cancelling branches allow more slots to be filled
- Compiler effectiveness for single branch delay slot:
 - Fills about 60% of branch delay slots
 - About 80% of instructions executed in branch delay slots useful in computation
 - About 50% (60% x 80%) of slots usefully filled

Dean Tullsen

- Most of the problem handled with forwarding (bypassing)
- Sometimes stall still required (especially in modern processors)
- Control hazards require control-dependent (postbranch) instructions to wait for the branch to be resolved
- ET = IC * CPI * CT

Dean Tullsen