Parallelism (ILP) • We want to identify and exploit ILP – instructions that can potentially be executed at the same time. • Branches are 15-20% of instructions **Branch Prediction** – Implications? or Can only keep the pipeline full if we can consistently keep ۲ sometimes you just have to guess fetching well past unresolved branches. • Can only exploit high levels of parallelism if we consistently have multiple basic blocks in the processor at once. CSE 240A Dean Tullsen CSE 240A Dean Tullsen **Importance of Branch Prediction Branch Prediction** • MIPS R2000 -- branch hazard of 1 cycle, 1 instruction

- issued per cycle
- delayed branch
- next generation 2-3 cycle hazard, 1-2 instructions issued per cycle
 - cost of branch misprediction goes up
- Pentium 4

Basi	c Per	ntium	III P	roces	sor N	lispre	dictic	on Pip	beli	ne
1	2	3	4	5	6	7	8	9		10
Fetch	Fetch	Decode	Decode	Decode	Rename	ROB Rd	Rdy/Sch	Dispatch	n E	xec
Basi	c Per	ntium	°4 Pr	ocess	sor M	ispre	dictio	n Pip	eliı	ne

- Easiest (*static prediction*)
 - always not taken, always taken
 - forward not taken, backward always taken
 - compiler predicted (branch likely, branch not likely)

Looking for Instruction Level

- Next easiest (1-bit dynamic)
 - remember last taken/not taken per branch (1 bit)
 - per branch approximated
 - per I cache line

. . .

}

- use part of address
- what happens on a loop?

for (I=0;I<5;I++) {



bnez r1, loop: Dean Tullsen

CSE 240A

2-bit branch prediction

• has 4 states instead of 2, allowing for more information about tendencies.



Two different 2-bit schemes



Branch History Table

- has limited size
- 2 bits by N (e.g. 4K)
- uses low bits of branch address to choose entry



2-bit prediction accuracy



Can We Do Better?

- Can we get more information dynamically than just the general history of this branch?
- We can look at *patterns* (*local predictor*) for a particular branch.
 - last eight branches 00100100, then it is a good guess that the next one is "1" (taken)







Local predictor

Local predictor



Local predictor

Local predictor



Correlating Branch Predictors • The *global history register* is a shift register that records the last *n* branches (of any address) encountered by the Yeh and Patt processor. ghr BHT **Alternative Implementations of Two** 00 01 **Level Adaptive Branch Prediction** 2-bit predictors 00 11 CSE 240A Dean Tullsen CSE 240A Dean Tullsen Yeh and Patt Yeh and Patt • Described and evaluated some of these same predictors, • What conclusions do they come to? although their terminology didn't stick. Pattern History Table BHT addr • What other conclusions/results are interesting? 00 ghr 000000 BHT 1111111 00 Entry 011011 01 011011 000000 2-bit predictors 01 101101 01 110110 00 • How do you handle context switches? 11 Local Predictor == PAg Local Predictor == GAg CSE 240A Dean Tullsen CSE 240A Dean Tullsen



But...

- When do we need to do the prediction to avoid any control hazards on a correct prediction?
- A taken/not taken prediction only helps us if....?

Branch Target Buffers

- predict the location of branches in the instruction stream
- predict the destination of branches



CSE 240A

BTB Operation

- use PC (all bits) for lookup
 - match implies this is a branch
- if match and predict bits => taken, set PC to predicted PC
- if branch predict wrong, must recover (same as branch hazards we've already seen)
 - but what about dynamically scheduled (out of order) processor??
- if decode indicates branch when no BTB match, two choices:
 - look up prediction now and act on it
 - just predict not taken
- when branch resolved, update BTB (at least prediction bits, maybe more)

BTB Performance

- Two things that can go wrong
 - didn't predict the presence of branch (misfetch)
 - mispredicted a branch (mispredict)
- Suppose BTB hit rate of 85% and predict accuracy of 90%, misfetch penalty of 2 cycles and mispredict penalty of 10 cycles, what is average branch penalty?
- Can use both BTB and branch predictor
 - have no prediction bits in BTB (why is that a good idea?)
 - presence of PC in BTB indicates a lookup in branch predictor to predict whether the branch will go to destination address in BTB.

Dean Tullsen







Branch Prediction Key Points

- The better we predict, the behinder we get.
- 2-bit predictors capture tendencies well.
- Correlating predictors improve accuracy, particularly when combined with 2-bit predictors.
- Accurate branch prediction does no good if we don't know there was a branch to predict
- BTB identifies branches in (or before) IF stage.
- BTB combined with branch prediction table identifies branches to predict, and predicts them well.
- Modern codes can create significant aliasing in branch predictor tables.

CSE 240A

Dean Tullsen