

Branch Prediction

or
sometimes you just have to guess

CSE 240A

Dean Tullsen

Looking for Instruction Level Parallelism (ILP)

- We want to identify and exploit ILP – instructions that can potentially be executed at the same time.
- Branches are 15-20% of instructions
 - Implications?
 -
 -
- Can only keep the pipeline full if we can consistently keep fetching well past unresolved branches.
- Can only exploit high levels of parallelism if we consistently have **multiple basic blocks** in the processor at once.

CSE 240A

Dean Tullsen

Importance of Branch Prediction

- MIPS R2000 -- branch hazard of 1 cycle, 1 instruction issued per cycle
 - delayed branch
- next generation – 2-3 cycle hazard, 1-2 instructions issued per cycle
 - cost of branch misprediction goes up
- Pentium 4

Basic Pentium® III Processor Misprediction Pipeline

1	2	3	4	5	6	7	8	9	10
Fetch	Fetch	Decode	Decode	Decode	Rename	ROB Rd	Rdy/Sch	Dispatch	Exec

Basic Pentium® 4 Processor Misprediction Pipeline

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
TC Not IP	TC Fetch	Drive/Alloc	Rename	Que	Sch	Sch	Sch	Sch	Disp	Disp	RF	RF	Ex	Flgs	Br Ck	Drive			

Isen

CSE 240A

Branch Prediction

- Easiest (*static prediction*)
 - always not taken, always taken
 - forward not taken, backward always taken
 - compiler predicted (branch likely, branch not likely)
- Next easiest (*1-bit dynamic*)
 - remember last taken/not taken per branch (1 bit)
 - per branch approximated
 - per I cache line
 - use part of address
 - what happens on a loop?

```
for (I=0; I<5; I++) {
```

```
loop: ...
```

```
...
```


```
bnez r1, loop;
```

Dean Tullsen

CSE 240A

2-bit branch prediction

- has 4 states instead of 2, allowing for more information about tendencies.




- Loops?

CSE 240A

© 2003 Elsevier Science (USA). All rights reserved.

Dean Tullsen

Two different 2-bit schemes




CSE 240A

Dean Tullsen

Branch History Table

- has limited size
- 2 bits by N (e.g. 4K)
- uses low bits of branch address to choose entry




- what happens when table too small?
- what about even/odd branch?

CSE 240A

Dean Tullsen

2-bit prediction accuracy



Is this good enough?


CSE 240A

© 2003 Elsevier Science (USA). All rights reserved.

Dean Tullsen

Can We Do Better?

- Can we get more information dynamically than just the general history of this branch?
- We can look at *patterns* (*local predictor*) for a particular branch.
 - last eight branches 00100100, then it is a good guess that the next one is "1" (taken)



CSE 240A


Dean Tullsen

Illustrating branch predictors
(this will waste some paper, but might be handy as a reference to have the full animation)

CSE 240A

Dean Tullsen

1-bit BHT




```
for (i=0; i<10; i++) {
    ...
    ...
}
↓
...
subi $i, $i, #1
bnez $i, loop
```

CSE 240A

Dean Tullsen

1-bit BHT




```
for (i=0; i<10; i++) {
    ...
    ...
}
↓
...
subi $i, $i, #1
bnez $i, loop
```

CSE 240A

Dean Tullsen

1-bit BHT




CSE 240A

```
for (i=0;i<10;i++) {  
...  
...  
}  
  
...  
...  
subi $i, $i, #1  
bnez $i, loop
```

Dean Tullsen

1-bit BHT




CSE 240A

```
for (i=0;i<10;i++) {  
...  
...  
}  
  
...  
...  
subi $i, $i, #1  
bnez $i, loop
```

Dean Tullsen

1-bit BHT




CSE 240A

```
for (i=0;i<10;i++) {  
...  
...  
}  
  
...  
...  
subi $i, $i, #1  
bnez $i, loop
```

Dean Tullsen


2-bit Branch History Table



CSE 240A

Dean Tullsen


2-bit Branch History Table



CSE 240A

Dean Tullsen


2-bit Branch History Table



CSE 240A

Dean Tullsen


2-bit Branch History Table



CSE 240A

Dean Tullsen


2-bit Branch History Table



CSE 240A

Dean Tullsen

Local predictor




First iteration
Branch Taken
Predicted not taken
BHT -> 10
Pattern Hist Table -> 101101

Assume a loop that repeatedly executes three iterations (thus, the branch is TTNTTNTTN...

CSE 240A

Dean Tullsen

Local predictor




Second iteration
Branch Taken
Predicted not taken
BHT -> 10
Pattern Hist Table -> 110110

Assume a loop that repeatedly executes three iterations (thus, the branch is TTNTTNTTN...

CSE 240A

Dean Tullsen

Local predictor




Third iteration
Branch not taken
Predicted not taken
BHT -> 00
Pattern Hist Table -> 011011

Assume a loop that repeatedly executes three iterations (thus, the branch is TTNTTNTTN...

CSE 240A

Dean Tullsen

Local predictor




First iteration, again
Branch taken
Predicted taken
BHT -> 11
Pattern Hist Table -> 101101

Assume a loop that repeatedly executes three iterations (thus, the branch is TTNTTNTTN...


CSE 240A

Dean Tullsen




CSE 240A

© 2011 Pearson Education, Inc. or its affiliate(s). All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or by any information storage or retrieval system, without prior written permission from Pearson Education, Inc. or its affiliate(s).



CSE 240A




CSE 240A

- CSE 240A

Dean Tullsen

Correlating Branch Predictors

- The **global history register** is a shift register that records the last n branches (of any address) encountered by the processor.



CSE 240A

Dean Tullsen

Yeh and Patt


Alternative Implementations of Two Level Adaptive Branch Prediction

CSE 240A

Dean Tullsen


Yeh and Patt

- Described and evaluated some of these same predictors, although their terminology didn't stick.



Local Predictor == PAg

CSE 240A



Local Predictor == GAg

Dean Tullsen

Yeh and Patt


- What conclusions do they come to?
- What other conclusions/results are interesting?
- How do you handle context switches?

CSE 240A

Dean Tullsen

Two-level correlating branch predictors

- Can use both the PC address and the GHR




- If the combining function is xor, this is called the _____ predictor.

CSE 240A

Dean Tullsen

Performance of 2-level Correlating Branch Prediction




CSE 240A

Dean Tullsen

Are we happy yet????


- Combining branch predictors** or **tournament predictors** use multiple schemes and a voter to decide which one typically does better for *that* branch.



CSE 240A

Dean Tullsen

More BP performance



CSE 240A

Dean Tullsen

But...


- When do we need to do the prediction to avoid any control hazards on a correct prediction?
- A taken/not taken prediction only helps us if....?
 -
 -

CSE 240A

Dean Tullsen

Branch Target Buffers

- predict the **location** of branches in the instruction stream
- predict the **destination** of branches



CSE 240A

Dean Tullsen

BTB Operation

- use PC (all bits) for lookup
 - match implies this is a branch
- if match and predict bits => taken, set PC to predicted PC
- if branch predict wrong, must recover (same as branch hazards we've already seen)
 - but what about dynamically scheduled (out of order) processor??
- if decode indicates branch when no BTB match, two choices:
 - look up prediction now and act on it
 - just predict not taken
- when branch resolved, update BTB (at least prediction bits, maybe more)

CSE 240A

Dean Tullsen

BTB Performance

- Two things that can go wrong
 - didn't predict the presence of branch (misfetch)
 - mispredicted a branch (mispredict)
- Suppose BTB hit rate of 85% and predict accuracy of 90%, misfetch penalty of 2 cycles and mispredict penalty of 10 cycles, what is average branch penalty?
- Can use both BTB and branch predictor
 - have no prediction bits in BTB (why is that a good idea?)
 - presence of PC in BTB indicates a lookup in branch predictor to predict whether the branch will go to destination address in BTB.

CSE 240A

Dean Tullsen

What about indirect jumps/returns?

- Branch predictor does really well with conditional jumps
- BTB does really well with unconditional jumps (jump, jal, etc.)
- Indirect jumps often jump to different destinations, even from the same instruction. Indirect jumps most often used for *return* instructions. Sometimes used for *case*.
- *Return* easily handled by a stack.
 - jal -> push PC+4
 - return -> predict jump to address on top of stack, pop stack

CSE 240A

Dean Tullsen

Real BP – PowerPC 620


- 256-entry 2-way set-associative BTB
- 2048-entry BHT indexed by PC
- return-address stack

CSE 240A

Dean Tullsen

Power 4

- Up to 2 branches per cycle predicted




CSE 240A

*GHR composed of 1 bit per fetch group

Dean Tullsen

Pentium Pro


- 512-entry BTB 4-way set-associative
- 2-level predictor (1st level in BTB, one per set, 4 bits)
- return stack



CSE 240A

Dean Tullsen

Compaq/Digital Alpha 21264



The YAGS Branch Prediction Scheme

A. N. Eden and T. Mudge,

- What's the big problem they are trying to solve
- What does aliasing do to the predictor?
- What are some general techniques to reduce the impact of aliasing?

CSE 240A

Dean Tullsen

Aliasing

- Constructive
 - Neutral
 - Destructive
- How does the two-level local predictor do wrt aliasing?
 - 21264 tournament predictor?

CSE 240A

Dean Tullsen




Figure 1. Gshare

CSE 240A





Figure 2. Agree


Dean Tullsen



**Figure 3.
Bi-Mode**

CSE 240A

**Figure 4.
Skew**



Dean Tullsen





Figure 5. Filter



**Figure 6.
YAGS**

Branch Prediction Key Points

- The better we predict, the behinder we get.
- 2-bit predictors capture tendencies well.
- Correlating predictors improve accuracy, particularly when combined with 2-bit predictors.
- Accurate branch prediction does no good if we don't know there was a branch to predict
- BTB identifies branches in (or before) IF stage.
- BTB combined with branch prediction table identifies branches to predict, and predicts them well.
- Modern codes can create significant aliasing in branch predictor tables.

CSE 240A

Dean Tullsen