

Dynamic Scheduling

Or
yDanicm ceShuldngi

CSE 240A

Dean Tullsen

Dynamic Scheduling (or out-of-order execution)

- CDC 6600 **scoreboard**
 - Instruction storage added to each functional execution unit
 - Instructions issue to FU when no structural hazards, begin execution when dependences satisfied. Thus, instructions issued to different FUs can execute out of order.
 - “scoreboard” tracks RAW, WAR, WAW hazards, tells each instruction when to proceed.
 - No forwarding
 - No register renaming
- **Tomasulo** (IBM 360/91) [reservation stations]
- **Instruction Queue** (MIPS R10000, Alpha 21264, ...)

CSE 240A

Dean Tullsen

Tomasulo Algorithm

- For IBM 360/91 about 3 years after CDC 6600
- Goal: High Performance without special compilers
- Differences between IBM 360 & CDC 6600 ISA
 - IBM has only 2 register specifiers/instr vs. 3 in CDC 6600
 - IBM has 4 FP registers vs. 8 in CDC 6600
 - Implications?

CSE 240A

Dean Tullsen


Differences between Tomasulo Algorithm & Scoreboard

- Control & buffers distributed with Function Units vs. centralized in scoreboard; called “reservation stations”
 - => instrs schedule themselves
- Registers in instructions replaced by pointers to reservation station buffer scoreboard => registers primary operand storage
Tomasulo => reservation stations as operand storage
- HW renaming of registers to avoid WAR, WAW hazards
Scoreboard => both source registers read together
Tomasulo => each register read as soon as available.
- Common Data Bus broadcasts results to all FUs
RS's (FU's), registers, etc. responsible for collecting own data off CDB
- Load and Store Queues treated as FUs as well

CSE 240A

Dean Tullsen

Tomasulo Organization



CSE 240A

Dean Tullsen

Reservation Station Components

RS1	Op	Q _j	Q _k	V _j	V _k	R _j	R _k	Busy
-----	----	----------------	----------------	----------------	----------------	----------------	----------------	------

Op—Operation to perform in the unit (e.g., + or −)

Q_j, Q_k—Reservation stations producing source registers

V_j, V_k—Value of Source operands

R_j, R_k—Flags indicating when V_j, V_k are ready

Busy—Indicates reservation station is busy

Register result status—Indicates which functional unit will write each register, if one exists. Blank when no pending instructions that will write that register.

CSE 240A

Dean Tullsen

Three Stages of Tomasulo Algorithm

1. **Issue**—get instruction from FP Inst Queue
If reservation station free, the IQ issues instr & sends operands (renames registers).
2. **Execution**—operate on operands (EX)
When both operands ready then execute;
if not ready, watch CDB for result
3. **Write result**—finish execution (WB)
Write on Common Data Bus to all waiting units;
mark reservation station available.

CSE 240A

Dean Tullsen

Tomasulo Example

```


ADDD  F4, F2, F0
MULD  F8, F4, F2
ADDD  F6, F8, F6
SUBD  F8, F2, F0
ADDD  F2, F8, F0
    
```

Multiply takes 10 clocks, add/sub take 4


CSE 240A

Dean Tullsen


Tomasulo – cycle 0




Tomasulo – cycle 1







Tomasulo – cycle 2




Tomasulo – cycle 2







Tomasulo – cycle 8




Tomasulo – cycle 9




Tomasulo – cycle 12




Tomasulo – cycle 15



Tomasulo – cycle 16



Tomasulo – cycle 19



Tomasulo Summary

- Prevents Register as bottleneck
- Avoids WAR, WAW hazards of Scoreboard
- Allows loop unrolling in HW
- Not limited to basic blocks (provided branch prediction)
- Lasting Contributions
 - Dynamic scheduling
 - Register renaming (in what way does the register name *change*?)
 - Load/store disambiguation


Modern Architectures

- Alpha 21264+, MIPS R10K+, Pentium 4 use an **instruction queue**.
- They use **explicit register renaming**. Registers are not read until instruction dispatches (begins execution). Register renaming ensures no conflicts.

Div R5, R4, R2 Div PR37, PR45, PR2
 Add R7, R5, R1 Add PR4, PR37, PR23
 Sub R5, R3, R2 Sub PR42, PR17, PR2
 Lw R7, 1000(R5) Lw PR19, 1000(PR42)

R1	PR23
R2	PR2
R3	PR17
R4	PR45
R5	PR42
R6	PR20
R7	PR19
...	

MIPS R10000, some detail




CSE 240A

Dean Tullsen

Active list – maintains original instruction order, determines when a physical register can be freed.


MIPS R10000, some detail



CSE 240A

Dean Tullsen


MIPS R10000, some detail



CSE 240A

Dean Tullsen


MIPS R10000, some detail



CSE 240A

Dean Tullsen


MIPS R10000, some detail



CSE 240A

Dean Tullsen


MIPS R10000, some detail



CSE 240A

Dean Tullsen


MIPS R10000, some detail



CSE 240A

Dean Tullsen

MIPS R10000, some detail




CSE 240A

Dean Tullsen

I3, producing register 42, completes, broadcasts a completion signal to IQ

MIPS R10000, some detail




CSE 240A

I4, producing register 19, completes, broadcasts a completion signal to IQ

Dean Tullsen

MIPS R10000, some detail




CSE 240A

I1, producing register 37, completes, broadcasts a completion signal to IQ

Dean Tullsen

MIPS R10000, some detail



CSE 240A

I2, producing register 4, completes, broadcasts a completion signal to IQ
I1 commits.

Dean Tullsen

Dynamic Scheduling Key Points

- Dynamic scheduling is code motion in HW.
- Dynamic scheduling can do things SW scheduling (static scheduling) cannot.
- Register renaming eliminates WAW, WAR dependencies.
- To get cross-iteration parallelism, we need to eliminate WAW, WAR dependencies.

CSE 240A

Dean Tullsen