MIPS Instruction Format

MIPS uses a 32-bit fixed-length instruction format. There are only three different instruction word formats:

Register format

Op-code	Rs	Rt	Rd		Function code
000000	SSSSS	ttttt	ddddd	00000	fffff

Immediate format

Op-code	Rs	Rt	Immediate
ffffff	SSSSS	ttttt	iiiiiiiiiiiiiiiiiii

Jump format

Op-code	Target
000010	ttttttttttttttttttttttt

The CPU examines the 6-bit *op-code* field to determine the type of instruction. Depending on the op-code, the remaining 26 bits are interpreted in three possible ways.

MIPS Instruction Categories

Arithmetic Addition, subtraction, etc.

Data Transfer Moving data between memory and registers.

Logical And, or, etc.

Shift Left and right shifts.

Conditional Branch Make decisions based on current state.

Unconditional Jump Change the flow of control.

MIPS Arithmetic Instructions

Register Format

Add	000000	SSSSS	ttttt	ddddd	00000	100000
add Rd,Rs,Rt	000000	66666		uuuuu	00000	100000
Add Rs to Rt placing	g result	in Rd	, trap	if over	flow.	
Add unsigned	000000	SSSSS	ttttt	ddddd	00000	100001
addu Rd,Rs,Rt						
Add Rs to Rt placing	g result	in Rd	, ignor	e over	flow.	
Subtract	000000	SSSSS	ttttt	ddddd	00000	100010
sub Rd,Rs,Rt						
Subtract Rt from Rs placing result in Rd, trap if overflow.						
Subtract unsigned	000000	SSSSS	ttttt	ddddd	00000	100011
subu Rd,Rs,Rt						
Subtract Rt from Rs	placing	g resul	t in Ro	d, igno	re ove	rflow.

Multiply	000000	SSSSS	ttttt	00000	00000	011000
mult Rs,Rt						
Two's complement r	multinly	Rs hv	Rt nla	acina 6	4-hit r	esult in
	narcipiy			ienig o		
(Hi, Lo).						
Multiply Unsigned	000000	SSSSS	ttttt	00000	00000	011001
	000000	66666		00000	00000	011001
multu Rs,Rt						
Unsigned multiply R	s by Rt	placin	g 64-b	it resu	lt in (H	Hi, Lo).
		1		1	1	
Divide	000000	SSSSS	ttttt	00000	00000	011010
div Rs,Rt						
Two's complement	divide F	Rs by	Rt pla	cing g	uotien	t in Lo
and remainder in Hi.		9		5 1		
Divide unsigned	000000	SSSSS	ttttt	00000	00000	011011
divu Rs,Rt						

Unsigned divide Rs by Rt placing quotient in Lo and remainder in Hi.

Immediate Format

Add immediate	001000	SSSSS	ttttt	iiiiiiiiiiiiiiii			
addi Rt,Rs,Imm							
Add Rs to sign-extended immediate value, placing result in							
Rt, trap if overflow.							
Add immediate unsigned	001001	SSSSS	ttttt	iiiiiiiiiiiiiiiii			

addiu Rt,Rs,Imm Add Rs to sign-extended immediate value, placing result in Rt, ignore overflow.

MIPS Data Transfer Instructions

Pseudo Instructions

Load Immediate

li Rd, immed Move the immediate value imm into register Rd.

Load Address

la Rd, address
Load computed address - not the contents of the locationinto register Rd.

Immediate Format

Load byte	100000	SSSSS	ttttt	iiiiiiiiiiiiiiiii			
lb Rt,Imm(Rs)							
Add Rs to sign-extended immediate value to obtain effective							
address. Read 8-bit byte from memory at effective address,							
sign-extend, and place re	esult in	Rt.					

Load halfword

100001 sssss ttttt iiiiiiiiiiiiii

lh Rt,Imm(Rs)

Add Rs to sign-extended immediate value to obtain effective address (trap if odd). Read 16-bit half word from memory at effective address, sign-extend, and place result in Rt. Load word left

lwl Rt,Imm(Rs)

Add Rs to sign-extended immediate value to obtain effective address. Read 8-bit bytes from memory starting at effective address and decreasing to first byte of word. Store bytes left-justified in Rt.

Load word

100011 sssss ttttt iiiiiiiiiiiiiiiiii

lw Rt,Imm(Rs)

Add Rs to sign-extended immediate value to obtain effective address (trap if not multiple of 4). Read 32-bit word from memory at effective address and place result in Rt.

Load byte unsigned	100100	SSSSS	ttttt	iiiiiii	iiiiiiiii	Ĺ
lbu Rt, Imm(Rs)						
Add Rs to sign-extended	immed	iate va	alue to	obtain	effectiv	/e

address. Read 8-bit byte from memory at effective address, zero-extend, and place result in Rt.

Load halfword unsigned

lhu Rt,Imm(Rs)

Add Rs to sign-extended immediate value to obtain effective address (trap if odd). Read 16-bit half word from memory at effective address, zero-extend, and place result in Rt.

Load word right

100110 sssss ttttt iiiiiiiiiiiiiii

lwr Rt,Imm(Rs)

Add Rs to sign-extended immediate value to obtain effective address. Read 8-bit bytes from memory starting at effective address and increasing to last byte of word. Store bytes right-justified in Rt.

Store byte

| 101000 | sssss | ttttt | iiiiiiiiiiiiiiii

sb Rt,Imm(Rs)

Add Rs to sign-extended immediate value to obtain effective address. Store least-significant 8-bit byte from Rt in memory at effective address. Store halfword

sh Rt,Imm(Rs)

Add Rs to sign-extended immediate value to obtain effective address (trap if odd). Write least-significant two bytes of Rt in memory at effective address.

Store word left

101010 sssss ttttt iiiiiiiiiiiiiii

swl Rt,Imm(Rs)

Add Rs to sign-extended immediate value to obtain effective address. Write bytes from Rt left-justified into memory, starting with the most significant byte and continuing to a word boundary.

Store word

101011 | sssss | ttttt | iiiiiiiiiiiiiiiiii

sw Rt, Imm(Rs)

Add Rs to sign-extended immediate value to obtain effective address (trap if not multiple of 4). Store 32-bit contents of Rt in memory at effective address. swr Rt,Imm(Rs)

Add Rs to sign-extended immediate value to obtain effective address. Write bytes from Rt right-justified into memory, starting with the least significant byte and continuing to a word boundary.

Load upper immediate	001111	00000	ttttt	iiiiiiiiiiiiiiii			
lui Rt,Imm							
The 16-bit immediate value is shifted left 16-bits (zero-filled)							
and the result is stored i	n Rt.						

Register Format

Move from high 000000 00000 00000 ddddd 00000 010000 mfhi Rd The contents of the special register Hi are copied into Rd. Move to high 000000 00000 00000 010001 00000 SSSSS mthi Rd The contents of Rs are copied into the special register Hi. Move from low 010010 000000 ddddd 00000 00000 00000 mflo Rd The contents of the special register Lo are copied into Rd. Move to low 000000 00000 00000 00000 010011 SSSSS mtlo Rd The contents of Rs are copied into the special register Lo.

 Move from control register
 010000
 00000
 tttt
 ddddd
 00000
 000000

 mfc0 Rt,Cd
 00000
 000000
 000000
 000000
 000000
 000000

The contents of coprocessor 0 control register Cd are copied into register Rt.

Move to control register01000000100ttttddddd00000000000mtc0 Rt,CdThe contents of register Rt are copied to coprocessor 0 control register Cd.

Pseudo Instruction

Move

move Rd,Rs Move register Rs to register Rd.

MIPS Logical Instructions

Register Format

And	000000	SSSSS	ttttt	ddddd	00000	100100
and Rd,Rs,Rt The contents of Rs Rt and the results a				with th	ne cont	ents of
Or or Rd,Rs,Rt The contents of Rs Rt and the results a				ddddd vith th	ooooo e cont	100101
Exclusive or xor Rd,Rs,Rt The contents of Rs Rt and the results a				dadad with th	ooooo ne cont	100110

000000 ssss ttttt ddddd 00000 100111

Nor

nor Rd,Rs,Rt

The contents of Rs are bitwise NOR-ed with the contents of Rt and the results are placed in Rd.

Set on less than000000ssssstttttddddd000000101010slt Rd,Rs,RtThe contents of Rs are two's-complement compared with
the contents of Rt. If Rs is less than Rt, then Rd is set to
one, otherwise Rd is set to zero.

Set on less than unsigned000000ssssstttttddddd00000101011sltu Rd,Rs,RtThe contents of Rs are compared in an unsigned mannerwith the contents of Rt. If Rs is less than Rt, then Rd is set

to one, otherwise Rd is set to zero.

Immediate Format

slti Rt,Rs,Imm

The contents of Rs are two's-complement compared with the sign-extended immediate value. If Rs is less than the immediate value, then Rt is set to one, otherwise Rt is set to zero.

Set on less than immediate unsigned

001011 | sssss | ttttt | iiiiiiiiiiiiiiiii

sltiu Rt,Rs,Imm

The contents of Rs are compared in an unsigned manner with the zero-extended immediate value. If Rs is less than the immediate value, then Rt is set to one, otherwise Rt is set to zero. And immediate

001100 sssss ttttt iiiiiiiiiiiiiiiiii

andi Rt,Rs,Imm

The contents of Rs are bitwise AND-ed with the the zeroextended immediate value and the results are placed in Rt.

Or immediate

001101 sssss ttttt iiiiiiiiiiiiiiiii

ori Rt,Rs,Imm

The contents of Rs are bitwise OR-ed with the the zeroextended immediate value and the results are placed in Rt.

Xor immediate

001110 sssss ttttt iiiiiiiiiiiiiiiiii

xori Rt,Rs,Imm

The contents of Rs are bitwise XOR-ed with the the zeroextended immediate value and the results are placed in Rt.

Pseudo Instructions

Negate neg Rd,Rs Put the negative value of register Rs in register Rd. **Absolute Value** abs Rd,Rs Put the absolute value of register Rs in register Rd. **Bitwise NOT** not Rd,Rs Put the bitwise logical negation of register Rs in register Rd. Negate neg Rd,Rs Put the negative value of register Rs in register Rd. Set on Equal seq Rd,Rs,Rt

Set register Rd to 1 if register Rs equals register Rt, and to 0 otherwise.

Set on Greater than Equal

sge Rd,Rs,Rt Set register Rd to 1 if register Rs greater than or equal to register Rt, and to 0 otherwise.

Set on Greater Than

sgt Rd,Rs,Rt Set register Rd to 1 if register Rs greater than register Rt, and to 0 otherwise.

Set on Less Than Equal sle Rd,Rs,Rt Set register Rd to 1 if register Rs less than or equal to register Rt, and to 0 otherwise.

Set Not Equal sne Rd,Rs,Rt Set register Rd to 1 if register Rs not equal to register Rt, and to 0 otherwise.

MIPS Shift Instructions

Register Format

Shift left logical	000000	00000	ttttt	ddddd	iiiii	000000
sll Rd,Rt,i						
The contents of Rt	are sh	ifted le	eft i bi	ts and	the r	esult is
placed in Rd.						
Shift right logical	000000	00000	ttttt	ddddd	iiiii	000010
srl Rd,Rt,i						
The contents of Rt	are shi	fted rig	ght i b	oits (ze	ero-fille	ed) and
the result is placed	in Rd.					
Shift right arithmetic	000000	00000	ttttt	ddddd	iiiii	000011
sra Rd,Rt,i						
The contents of Rt		tted right	ghtik	DITS (SI	gn-tille	ed) and
the result is placed	in Rd.					

Shift left logical variable000000ssssttttddddd00000000100

sllv Rd,Rt,Rs

The contents of Rt are shifted left by a number of bits specified by the low-order five bits of Rs and the result is placed in Rd.

Shift right logical variable 000000 sssss ttttt ddddd 00000 000110 srlv Rd,Rt,Rs The contents of Rt are shifted right (zero-filled) by a number of bits specified by the low-order five bits of Rs and the result is placed in Rd.

Shift right arithmetic variable

000000 ssss ttttt ddddd 00000 000111

srav Rd,Rt,Rs

The contents of Rt are shifted right (sign-filled) by a number of bits specified by the low-order five bits of Rs and the result is placed in Rd.

Pseudo Instructions

- Rotate Right
 - ror Rd,Rs,Rt
 - Rotate register Rs right by the number of bits indicated by Rt and put the result in register Rd.

Rotate Left

rol Rd,Rs,Rt

Rotate register Rs left by the number of bits indicated by Rt and put the result in register Rd.

MIPS Conditional Branch Instructions

These instructions modify the program counter to effect a change in the flow of control. The immediate operand specifies a *word offset* from the current program counter value. Thus, the new program counter is computed by taking the sign-extended immediate operand, shifting it left by two bits, and adding it to the current program counter value, which has already been incremented at the time the calculation occurs.

Immediate Format

Branch on equal 00010	0 sssss	ttttt	iiiiiiiiiiiiiiiii				
beq Rs,Rt,addr							
The program counter receives	the new	w value	e if the contents				
of Rs and Rt are equal.							

Branch on not equal

000101 ssss ttttt iiiiiiiiiiiiiiiiiiiiiiiii

bne Rs,Rt,addr

The program counter receives the new value if the contents of Rs and Rt are not equal.

Branch on less than or equal to zero.

000110 ssss 00000 iiiiiiiiiiiiii

blez Rs,addr

The program counter receives the new value if the content of Rs is less than or equal to zero.

bltz Rs,addr

The program counter receives the new value if the content of Rs is less than zero.

Branch on greater than or equal to zero

000001 ssss 00001 iiiiiiiiiiiiii

bgez Rs,addr

The program counter receives the new value if the content of Rs is greater than or equal to zero.

Branch on less than zero and link

000001 ssss 10000 iiiiiiiiiiiiii

bltzal Rs,addr

The program counter receives the new value if the content of Rs is less than zero. The old program counter is saved in \$ra.

Branch on greater than or equal to zero and link

	000001	SSSSS	10001	iiiiiiiiiiiiiiiii				
bgezal Rs,addr								
The program counter receives the new value if the content								
of Rs is greater than or	r equal	to zer	ro. T	he old program				
counter is saved in \$ra.								

Pseudo Instruction

Branch on equal to zero

beqz Rs,addr The program counter receives the new value if the content of register Rs is zero.

Branch on greater than or equal

bge Rs,Rt,addr The program counter receives the new value if the content of register Rs is greater than or equal to register Rt.

Branch on greater than

bgt Rs,Rt,addr

The program counter receives the new value if the content of register Rs is greater than to register Rt.

Branch on less than or equal

ble Rs,Rt,addr

The program counter receives the new value if the content of register Rs is less than or equal to register Rt.

Branch on less than or equal

blt Rs,Rt,addr

The program counter receives the new value if the content of register Rs is less than register Rt.

Branch on equal to zero

bnez Rs,addr

The program counter receives the new value if the content of register Rs is not equal to zero.

MIPS Unconditional Jump Instructions

Register Format

		1						
Jump register	000000	SSSSS	00000	00000	00000	001000		
jr Rs								
The program counter is replaced by the contents of Rs.								
Jump and link register	000000	SSSSS	00000	ddddd	00000	001001		
jalr Rd,Rs The program counter is replaced by the contents of Rs. The								
old program counter is saved in Rd.								
System call	000000	00000	00000	00000	00000	001100		
syscall								
A user program exce to the operating syst	•	s gener	rated,	which	causes	s a trap		

Jump Format

These instructions replace the low-order 28-bits of the program counter with a value obtained by shifting the 26-bit immediate operand left by two bits. This can be used to effect transfer of control to anywhere within the same 256MB region in which execution is currently taking place.

Jump

000010 | ttttttttttttttttttttttt

j addr

The program counter is unconditionally modified as described above.

jal addr

The program counter is unconditionally modified as described above. The old program counter is saved in \$ra.