


## ASSEMBLY BASICS

### REGISTERS, OPERANDS, MOVE

#### Integer Registers (IA32)



#### Moving Data: IA32

##### ■ Moving Data

- `movx Source, Dest`  
x in {b, w, l}
- `movl Source, Dest:`  
Move 4-byte "long word"
- `movw Source, Dest:`  
Move 2-byte "word"
- `movb Source, Dest:`  
Move 1-byte "byte"

##### ■ Lots of these in typical code

%eax
%ecx
%edx
%ebx
%esi
%edi
%esp
%ebp

## Moving Data: IA32

### ■ Moving Data

`movl Source, Dest;`

### ■ Operand Types

#### ■ **Immediate:** Constant integer data

- Example: `$0x400`, `$-533`
- Like C constant, but prefixed with `'$'`
- Encoded with 1, 2, or 4 bytes

#### ■ **Register:** One of 8 integer registers

- Example: `%eax`, `%edx`
- But `%esp` and `%ebp` reserved for special use
- Others have special uses for particular instructions

#### ■ **Memory:** 4 consecutive bytes of memory at address given by register

- Simplest example: `(%eax)`
- Various other "address modes"

<code>%eax</code>
<code>%ecx</code>
<code>%edx</code>
<code>%ebx</code>
<code>%esi</code>
<code>%edi</code>
<code>%esp</code>
<code>%ebp</code>

## `movl` Operand Combinations

	Source	Dest	Src, Dest	C Analog
<code>movl</code>	<i>Imm</i>	<i>Reg</i>	<code>movl \$0x4, %eax</code>	<code>temp = 0x4;</code>
		<i>Mem</i>	<code>movl \$-147, (%eax)</code>	<code>*p = -147;</code>
	<i>Reg</i>	<i>Reg</i>	<code>movl %eax, %edx</code>	<code>temp2 = temp1;</code>
		<i>Mem</i>	<code>movl %eax, (%edx)</code>	<code>*p = temp;</code>
	<i>Mem</i>	<i>Reg</i>	<code>movl (%eax), %edx</code>	<code>temp = *p;</code>
		<i>Mem</i>		

*Cannot do memory-memory transfer with a single instruction*

## Simple Memory Addressing Modes

### ■ Normal (R) Mem[Reg[R]]

- Register R specifies memory address

`movl (%ecx), %eax`

### ■ Displacement D(R) Mem[Reg[R]+D]

- Register R specifies start of memory region
- Constant displacement D specifies offset

`movl 8(%ebp), %edx`

## Using Simple Addressing Modes

```
void swap(int *xp, int *yp)
{
    int t0 = *xp;
    int t1 = *yp;
    *xp = t1;
    *yp = t0;
}
```

```
swap:
    pushl %ebp
    movl  %esp, %ebp
    pushl %ebx
    movl  12(%ebp), %ecx
    movl  8(%ebp), %edx
    movl  (%ecx), %eax
    movl  (%edx), %ebx
    movl  %eax, (%edx)
    movl  %ebx, (%ecx)

    movl  -4(%ebp), %ebx
    movl  %ebp, %esp
    popl  %ebp
    ret
```

Set Up

Body

Finish

## Using Simple Addressing Modes

```
void swap(int *xp, int *yp)
{
    int t0 = *xp;
    int t1 = *yp;
    *xp = t1;
    *yp = t0;
}
```

```
swap:
    pushl %ebp
    movl  %esp, %ebp
    pushl %ebx
    movl  12(%ebp), %ecx
    movl  8(%ebp), %edx
    movl  (%ecx), %eax
    movl  (%edx), %ebx
    movl  %eax, (%edx)
    movl  %ebx, (%ecx)

    movl  -4(%ebp), %ebx
    movl  %ebp, %esp
    popl  %ebp
    ret
```

Set Up


Body

Finish

## Understanding Swap

```
void swap(int *xp, int *yp)
{
    int t0 = *xp;
    int t1 = *yp;
    *xp = t1;
    *yp = t0;
}
```

Register	Value
%ecx	yp
%edx	xp
%eax	t1
%ebx	t0



```
movl 12(%ebp), %ecx # ecx = yp
movl 8(%ebp), %edx  # edx = xp
movl (%ecx), %eax   # eax = *yp (t1)
movl (%edx), %ebx   # ebx = *xp (t0)
movl %eax, (%edx)   # *xp = eax
movl %ebx, (%ecx)   # *yp = ebx
```

## Understanding Swap

%eax	
%edx	
%ecx	
%ebx	
%esi	
%edi	
%esp	
%ebp	0x104

```

movl 12(%ebp),%ecx    # ecx = yp
movl 8(%ebp),%edx     # edx = xp
movl (%ecx),%eax      # eax = *yp (t1)
movl (%edx),%ebx      # ebx = *xp (t0)
movl %eax,(%ecx)       # *xp = eax
movl %ebx,(%ecx)       # *yp = ebx
    
```

		Address
		123 0x124
		456 0x120
		0x11c
		0x118
		0x114
yp	12	0x120 0x110
xp	8	0x124 0x10c
	4	Rtn adr 0x108
%ebp	→ 0	0x104
	-4	0x100

## Understanding Swap

%eax	
%edx	
%ecx	0x120
%ebx	
%esi	
%edi	
%esp	
%ebp	0x104

```

movl 12(%ebp),%ecx    # ecx = yp
movl 8(%ebp),%edx     # edx = xp
movl (%ecx),%eax      # eax = *yp (t1)
movl (%edx),%ebx      # ebx = *xp (t0)
movl %eax,(%ecx)       # *xp = eax
movl %ebx,(%ecx)       # *yp = ebx
    
```

		Address	
		123	0x124
		456	0x120
			0x11c
			0x118
			0x114
yp	12	0x120	0x110
xp	8	0x124	0x10c
	4	Rtn adr	0x108
%ebp	→ 0		0x104
	-4		0x100

## Understanding Swap

%eax	
%edx	0x124
%ecx	0x120
%ebx	
%esi	
%edi	
%esp	
%ebp	0x104

```

movl 12(%ebp),%ecx    # ecx = yp
movl 8(%ebp),%edx     # edx = xp
movl (%ecx),%eax      # eax = *yp (t1)
movl (%edx),%ebx      # ebx = *xp (t0)
movl %eax,(%ecx)       # *xp = eax
movl %ebx,(%ecx)       # *yp = ebx
    
```

		Address	
		123	0x124
		456	0x120
			0x11c
			0x118
			0x114
	Offset		0x110
yp	12	0x120	0x10c
xp	8	0x124	0x108
	4	Rtn adr	0x104
%ebp	→ 0		0x100
	-4		

## Understanding Swap

%eax	456
%edx	0x124
%ecx	0x120
%ebx	
%esi	
%edi	
%esp	
%ebp	0x104

```
movl 12(%ebp),%ecx      # ecx = yp
movl 8(%ebp),%edx       # edx = xp
movl (%ecx),%eax        # eax = *yp
movl (%edx),%ebx        # ebx = *xp
movl %eax,%edx          # *xp = eax
movl %ebx, (%ecx)       # *yp = ebx
```

	Offset
yp	12
xp	8
	4
%ebp	0

	Address
123	0x124
456	0x120
	0x11c
	0x118
	0x114
0x120	0x110
0x124	0x10c
Rtn adr	0x108
	0x104
	0x100

## Understanding Swap

%eax	456
%edx	0x124
%ecx	0x120
%ebx	123
%esi	
%edi	
%esp	
%ebp	0x104

```
movl 12(%ebp),%ecx      # ecx = yp
movl 8(%ebp),%edx       # edx = xp
movl (%ecx),%eax        # eax = *yp (t1)
movl (%edx),%ebx       # ebx = *xp (t0)
movl %eax, (%edx)       # *xp = eax
movl %ebx, (%ecx)       # *yp = ebx
```

	Offset
yp	12
xp	8
	4
%ebp	0

	Address
123	0x124
456	0x120
	0x11c
	0x118
	0x114
0x120	0x110
0x124	0x10c
Rtn adr	0x108
	0x104
	0x100

## Understanding Swap

<b>%eax</b>	456
<b>%edx</b>	0x124
<b>%ecx</b>	0x120
<b>%ebx</b>	123
<b>%esi</b>	
<b>%edi</b>	
<b>%esp</b>	
<b>%ebp</b>	0x104

```
movl 12(%ebp),%ecx      # ecx = yp
movl 8(%ebp),%edx        # edx = xp
movl (%ecx),%eax         # eax = *yp (t1)
movl (%edx),%ebx         # ebx = *xp (t0)
movl %eax, (%edx)       # *xp = eax
movl %ebx, (%ecx)        # *yp = ebx
```

	Offset
yp	12
xp	8
	4
%ebp	0

	Address
456	0x124
456	0x120
	0x11c
	0x118
	0x114
0x120	0x110
0x124	0x10c
Rtn adr	0x108
	0x104
	0x100

## Understanding Swap

%eax	456
%edx	0x124
%ecx	0x120
%ebx	123
%esi	
%edi	
%esp	
%ebp	0x104

```

movl 12(%ebp), %ecx    # ecx = yp
movl 8(%ebp), %edx     # edx = xp
movl (%ecx), %eax      # eax = *yp (t1)
movl (%edx), %ebx      # ebx = *xp (t0)
movl %eax, (%ecx)      # *xp = eax
movl %ebx, (%edx)      # *yp = ebx
  
```

Address	
456	0x124
123	0x120
	0x11c
	0x118
	0x114
	0x110
	0x10c
	0x108
	0x104
	0x100

Offset

yp 12

xp 8

Rtn adr 4

%ebp → 0

-4

## Complete Memory Addressing Modes

### Most General Form

$D(Rb, Ri, S)$        $Mem[Reg[Rb] + S * Reg[Ri] + D]$

- D: Constant "displacement" 1, 2, or 4 bytes
- Rb: Base register: Any of 8 integer registers
- Ri: Index register: Any, except for %esp
  - Unlikely you'd use %ebp, either
- S: Scale: 1, 2, 4, or 8 (*why these numbers?*)

### Special Cases

$(Rb, Ri)$        $Mem[Reg[Rb] + Reg[Ri]]$   
 $D(Rb, Ri)$        $Mem[Reg[Rb] + Reg[Ri] + D]$   
 $(Rb, Ri, S)$        $Mem[Reg[Rb] + S * Reg[Ri]]$

ADDITIONAL INFO


## Intel x86 Processors

- **Totally dominate computer market** Well the desktop
- **Evolutionary design**
  - Backwards compatible up until 8086, introduced in 1978
  - Added more features as time goes on
- **Complex instruction set computer (CISC)**
  - Many different instructions with many different formats
    - But, only small subset encountered with Linux programs
  - Hard to match performance of Reduced Instruction Set Computers (RISC)
  - But, Intel has done just that!

## Intel x86 Evolution: Milestones

<i>Name</i>	<i>Date</i>	<i>Transistors</i>	<i>MHz</i>
■ <b>8086</b>	<b>1978</b>	<b>29K</b>	<b>5-10</b>
▪ First 16-bit processor. Basis for IBM PC & DOS			
▪ 1MB address space			
■ <b>386</b>	<b>1985</b>	<b>275K</b>	<b>16-33</b>
▪ First 32 bit processor , referred to as IA32			
▪ Added "flat addressing"			
▪ Capable of running Unix			
▪ 32-bit Linux/gcc uses no instructions introduced in later models			
■ <b>Pentium 4F</b>	<b>2005</b>	<b>230M</b>	<b>2800-3800</b>
▪ First 64-bit processor			
▪ Meanwhile, Pentium 4s (Netburst arch.) phased out in favor of "Core" line			

## Intel x86 Processors: Overview




IA: often redefined as latest Intel architecture

## Intel x86 Processors, contd.

### ■ Machine Evolution

■ 486	1989	1.9M
■ Pentium	1993	3.1M
■ Pentium/MMX	1997	4.5M
■ PentiumPro	1995	6.5M
■ Pentium III	1999	8.2M
■ Pentium 4	2001	42M
■ Core 2 Duo	2006	291M



### ■ Added Features

- Instructions to support multimedia operations
  - Parallel operations on 1, 2, and 4-byte data, both integer & FP
- Instructions to enable more efficient conditional operations

### ■ Linux/GCC Evolution

- Very limited

## More Information

- Intel processors ([Wikipedia](#))
- Intel [microarchitectures](#)

## New Species: ia64, then IPF, then Itanium,...

<i>Name</i>	<i>Date</i>	<i>Transistors</i>
-------------	-------------	--------------------

■ Itanium	2001	10M
-----------	------	-----

- First shot at 64-bit architecture: first called IA64
- Radically new instruction set designed for high performance
- Can run existing IA32 programs
  - On-board "x86 engine"
- Joint project with Hewlett-Packard

■ Itanium 2	2002	221M
-------------	------	------

- Big performance boost

■ Itanium 2 Dual-Core	2006	1.7B
-----------------------	------	------

### ■ Itanium has not taken off in marketplace

- Lack of backward compatibility, no good compiler support, Pentium 4 got too good

## Definitions

- **Architecture:** (also instruction set architecture: ISA) The parts of a processor design that one needs to understand to write assembly code.
- **Microarchitecture:** Implementation of the architecture.
- **Architecture examples:** instruction set specification, registers.
- **Microarchitecture examples:** cache sizes and core frequency.
- **Example ISAs (Intel):** x86, IA, IPF

---

---

---

---

---

## x86 Clones: Advanced Micro Devices (AMD)

- **Historically**
  - AMD has followed just behind Intel
  - A little bit slower, a lot cheaper
- **Then**
  - Recruited top circuit designers from Digital Equipment Corp. and other downward trending companies
  - Built Opteron: tough competitor to Pentium 4
  - Developed x86-64, their own extension to 64 bits
- **Recently**
  - Intel much quicker with dual core design
  - Intel currently far ahead in performance
  - em64t backwards compatible to x86-64

---

---

---

---

---

## Intel's 64-Bit

- **Intel Attempted Radical Shift from IA32 to IA64**
  - Totally different architecture (Itanium)
  - Executes IA32 code only as legacy
  - Performance disappointing
- **AMD Stepped in with Evolutionary Solution**
  - x86-64 (now called "AMD64")
- **Intel Felt Obligated to Focus on IA64**
  - Hard to admit mistake or that AMD is better
- **2004: Intel Announces EM64T extension to IA32**
  - Extended Memory 64-bit Technology
  - Almost identical to x86-64!
- **Meanwhile: EM64t well introduced, however, still often not used by OS, programs**

---

---

---

---

---