

Digital VLSI design

Lecture 12: Combinational Circuit Design




INDRAPRASTHA INSTITUTE *of*
INFORMATION TECHNOLOGY
DELHI



Quiz # 4 (Discussion)



- Size the transistor in the circuit so that it has same drive strength, in the worst case, as an inverter that has $PW=5$ and $NW=3$.
- Use the smallest widths possible to achieve this ratio.
- If there are multiple paths through a transistor, use the size for the 'worst-case' input combination.



Method of Logical Effort



1) Compute path effort

$$F = GBH$$

2) Estimate best number of stages

$$N = \log_4 F$$

3) Sketch path with N stages

4) Estimate least delay

$$D = NF^{\frac{1}{N}} + P$$

5) Determine best stage effort

$$\hat{f} = F^{\frac{1}{N}}$$

6) Find gate sizes

$$C_{in_i} = \frac{g_i C_{out_i}}{\hat{f}}$$

Example




- An 8-input AND gate is to be designed to drive a load capacitance of 200 units and the input capacitance is 20 units. Identify the suitable solution with fastest speed.
- Follow board work!

Input Order



- The logical effort and parasitic delay of different gate inputs is often different


$$\text{AOI21} \\ Y = \overline{A \cdot B} + C$$



Input Order




- Our parasitic delay model was too simple
 - Calculate parasitic delay for Y falling
 - If A arrives latest?
 - If B arrives latest?



Inner & Outer Inputs




- *Inner* input is closest to output (A)
- *Outer* input is closest to rail (B)
- If input arrival time is known
 - Connect latest input to inner terminal



Asymmetric Gates



- Asymmetric gates favor one input over another
- Ex: suppose input A of a NAND gate is most critical
 - Use smaller transistor on A (less capacitance)
 - Boost size of noncritical input
 - So total resistance is same




- $g_A =$

- $g_B =$

- $g_{\text{total}} = g_A + g_B =$


- Asymmetric gate approaches $g = 1$ on critical input
- But total logical effort goes up



Symmetric Gates




- Inputs can be made perfectly symmetric



Skewed Gates



- Skewed gates favor one edge over another
- Ex: suppose rising output of inverter is most critical
 - Downsize noncritical nMOS transistor



- Calculate logical effort by comparing to unskewed inverter with same effective resistance on that edge.
 - $g_u =$
 - $g_d =$

- Def: Logical effort of a skewed gate for a particular transition is the ratio of the input capacitance of that gate to the input capacitance of an unskewed inverter delivering the same output current for the same transition.
- Skewed gates reduce size of noncritical transistors
 - HI-skew gates favor rising output (small nMOS)
 - LO-skew gates favor falling output (small pMOS)
- Logical effort is smaller for favored direction
- But larger for the other direction

Catalog of Skewed Gates






Inverter




NAND2

NOR2

unskewed



HI-skew



LO-skew

