Digital VLSI design

Lecture 12: Combinational Circuit Design

INDRAPRASTHA INSTITUTE of INFORMATION TECHNOLOGY DELHI



Quiz # 4 (Discussion)

- Size the transistor in the circuit so that it has same drive strength, in the worst case, as an inverter that has PW=5 and NW=3.
- Use the smallest widths possible to achieve this ratio.
- If there are multiple paths through a transistor, use the size for the 'worst-case' input combination.





Method of Logical Effort



- 1) Compute path effort
- 2) Estimate best number of stages
- 3) Sketch path with N stages
- 4) Estimate least delay
- 5) Determine best stage effort
- 6) Find gate sizes

F = GBH $N = \log_4 F$

$$D = NF^{\frac{1}{N}} + P$$
$$\hat{f} = F^{\frac{1}{N}}$$







- An 8-input AND gate is to be designed to drive a load capacitance of 200 units and the input capacitance is 20 units. Identify the suitable solution with fastest speed.
- Follow board work!



 The logical effort and parasitic delay of different gate inputs is often different





Input Order



- Our parasitic delay model was too simple
 - Calculate parasitic delay for Y falling
 - If A arrives latest?
 - If B arrives latest?



Inner & Outer Inputs

- Inner input is closest to output (A)
- Outer input is closest to rail (B)
- If input arrival time is known
 - Connect latest input to inner terminal







Asymmetric Gates

- Asymmetric gates favor one input over another
- Ex: suppose input A of a NAND gate is most critical
 - Use smaller transistor on A (less capacitance)
 - Boost size of noncritical input
 - So total resistance is same
- g_A =
- g_B =
- $g_{total} = g_A + g_B =$
- Asymmetric gate approaches g = 1 on critical input
- But total logical effort goes up











• Inputs can be made perfectly symmetric





Downsize noncritical nMOS transistor HI-skew unskewed inverter unskewed

inverter

Skewed Gates



Skewed gates favor one edge over another

• Ex: suppose rising output of inverter is most



• Calculate logical effort by comparing to unskewed inverter with same effective resistance on that edge.

• g_u =

critical



HI- and LO-Skew



- Def: Logical effort of a skewed gate for a particular transition is the ratio of the input capacitance of that gate to the input capacitance of an unskewed inverter delivering the same output current for the same transition.
- Skewed gates reduce size of noncritical transistors
 - HI-skew gates favor rising output (small nMOS)
 - LO-skew gates favor falling output (small pMOS)
- Logical effort is smaller for favored direction
- But larger for the other direction

Catalog of Skewed Gates



