
- List the desirable features of intermediate representations
- List the types of Intermediate Representations and their types of abstractions
- Understand the pros and cons of different intermediate representations
- Understand SSA form and it's advantages
- List the pros and cons of various memory models

Intermediate Representations



- Front end produces an intermediate representation (IR)
- Middle end transforms the *IR* into an equivalent *IR* that runs more efficiently
- Back end transforms the IR into native code
- *IR* encodes the compiler's knowledge of the program
- Middle end usually consists of several passes

Intermediate Representations

- Decisions in *IR* design affect the speed and efficiency of the compiler
- Some important *IR* properties
 - Ease of generation
 - Ease of manipulation
 - Procedure size
 - Freedom of expression
 - Level of abstraction
- The importance of different properties varies between compilers
 - Selecting an appropriate IR for a compiler is critical

Types of Intermediate Representations

Three major categories

- Structural
 - Graphically oriented
 - Heavily used in source-to-source translators
 - Tend to be large
- Linear
 - Pseudo-code for an abstract machine
 - Level of abstraction varies
 - Simple, compact data structures
 - Easier to rearrange
- Hybrid
 - Combination of graphs and linear code
 - Example: control-flow graph


Examples: Trees, DAGs

Examples: 3 address code Stack machine code

Example: Control-flow graph

Level of Abstraction

- The level of detail exposed in an IR influences the profitability and feasibility of different optimizations.
- Two different representations of an array reference:




High level AST: Good for memory disambiguation

loadI	1		=>	r_1
sub	r _j ,	r_1	=>	r ₂
loadI	10		=>	r ₃
mult	r_2 ,	r ₃	=>	r ₄
sub	r _i ,	r_1	=>	r_5
add	r_4 ,	r_5	=>	r ₆
loadI	@A		=>	r_7
add	r_{7} ,	r ₆	=>	r ₈
load	r ₈		=>	r _{Aij}

Low level linear code: Good for address calculation

Level of Abstraction


- Structural IRs are usually considered high-level
- Linear IRs are usually considered low-level
- Not necessarily true see example below



- List the desirable features of intermediate representations
- List the types of Intermediate Representations and their types of abstractions
- Understand the pros and cons of different intermediate representations
- Understand SSA form and it's advantages
- List the pros and cons of various memory models

Abstract Syntax Tree


An abstract syntax tree is the procedure's parse tree with the nodes for most non-terminal nodes removed



- Can use linearized form of the tree
 - Easier to manipulate than pointers
 - x 2 y * in postfix form
 - * 2 y x in prefix form
- S-expressions (Scheme,Lisp) are (essentially) ASTs

Directed Acyclic Graph

A directed acyclic graph (DAG) is an AST with a unique node for each value



- Makes sharing explicit
- Encodes redundancy

With two copies of the same expression, the compiler might be able to arrange the code to evaluate it only once.

Stack Machine Code

Originally used for stack-based computers, now Java

Example: push x
 x - 2 * y
 becomes
 push 2
 push y
 multiply
 subtract

Advantages

- Compact form
- Introduced names are implicit, not explicit
- Simple to generate and execute code

Useful where code is transmitted over slow communication links (*the net*)

Implicit names take up no space, where explicit ones do!

Three Address Code

Several different representations of three address code

• In general, three address code has statements of the form:

х ← ү <u>ор</u> z

With 1 operator (\underline{op}) and, at most, 3 names (x, y, & z)

 $t \leftarrow 2^{*} * y$ $z \leftarrow x - t$

Example: $z \leftarrow x - 2 * y$ becomes

Advantages:

- Resembles many real machines
- Introduces a new set of names *.....
- Compact form

Three Address Code: Quadruples

Naïve representation of three address code

- Table of k * 4 small integers
- Simple record structure
- Easy to reorder
- Explicit names

The original FORTRAN compiler used "quads"

load	r1,	У	
loadI	r2,	2	
mult	r3,	r2,	r1
load	r4,	Х	
sub	r5,	r4,	r3

load	1	У	
loadi	2	2	
mult	3	2	1
load	4	x	
sub	5	4	3

Quadruples

RISC assembly code

Three Address Code: Triples

- Index used as implicit name
- 25% less space consumed than quads
- Much harder to reorder

(1)	load	У	
(2)	loadI	2	
(3)	mult	(1)	(2)
(4)	load	х	
(5)	sub	(4)	(3)

Implicit names occupy no space

Remember, for a long time, 640Kb was a lot of RAM

Three Address Code: Indirect Triples

- List first triple in each statement
- Implicit name space
- Uses more space than triples, but easier to reorder

Stmt List	Implicit Names	Indirect Triples		
(100)	(100)	load	У	
(105)	(101)	loadI	2	
	(102)	mult	(100)	(101)
	(103)	load	x	
	(104)	sub	(103)	(102)

- Major tradeoff between quads and triples is compactness versus ease of manipulation
 - In the past compile-time space was critical
 - Today, speed may be more important

Two Address Code

Allows statements of the form

x ← x <u>op</u>y Has 1 operator (<u>op</u>) and, at most, 2 names (x and y)

Example: $t_1 \leftarrow 2$ $z \leftarrow x - 2 * y$ becomes $t_2 \leftarrow 1 \text{oad } y$ • Can be very compact $z \leftarrow 1 \text{oad } x$ $z \leftarrow z - t_2$

Problems

- Machines no longer rely on destructive operations
- Difficult name space
 - Destructive operations make reuse hard
 - Good model for machines with destructive ops (PDP-11)


- List the desirable features of intermediate representations
- List the types of Intermediate Representations and their types of abstractions
- Understand the pros and cons of different intermediate representations
- Understand SSA form and it's advantages
- List the pros and cons of various memory models

Control-flow Graph

Models the transfer of control in the procedure

- Nodes in the graph are basic blocks
 - Can be represented with quads or any other linear representation
- Edges in the graph represent control flow

Example



Algorithm for converting linear code to CFG

• Find leaders

- Identify all nodes that are labels/targets for jumps as leaders

- Break CFG into (leader, last) pairs
 - For each leader, traverse program until we come to another leader. Terminate the block and record (leader, last) pair.
 - If the last instruction is a conditional branch to 11, 12, then record edges from the current block to blocks 11 and 12
 - If the last instruction is a unconditional branch to label 'l', then add an edge from the current block to 'l'
 - If the last instruction is an indirect jump (e.g., jmp r1), then
 - \rightarrow Strategy 1 (conservative): Add an edge to every basic block
 - → Strategy 2 (precise): Add an edge to only those basic blocks that are targets of the jump requires pointer/alias analysis to resolve

Add an entry node and exit node and the corresponding arcs

Static Single Assignment Form

- The main idea: each name defined exactly once
- Introduce ϕ -functions to make it work

```
Original
                                                       SSA-form
                                                                  x₀ ← ...
          x ← ...
          y ← ...
                                                                  y_0 \leftarrow \dots
                                                                  if (x_0 \ge k) goto next
         while (x < k)
               \mathbf{x} \leftarrow \mathbf{x} + 1
                                                       loop: x_1 \leftarrow \phi(x_0, x_2)
               y \leftarrow y + x
                                                                      y_1 \leftarrow \phi(y_0, y_2)
                                                                       \mathbf{x}_2 \leftarrow \mathbf{x}_1 + \mathbf{1}
                                                                       \mathbf{y}_2 \leftarrow \mathbf{y}_1 + \mathbf{x}_2
                                                                       if (x_2 < k) goto loop
Strengths of SSA-form
                                                       next:
                                                                          •••
```

- Sharper analysis
- Some facts are obvious (e.g., live variables)
- Compact representation of data-flow facts

Algorithm to convert code to SSA (Naïve algorithm)

- Non-obvious construction algorithm
 - Will examine this algorithm later in this course
 - Naïve algorithm inserts too many redundant phi functions
- Naïve algorithm
 - Traverse the code in linear order
 - The first time you come to a variable, no action is needed
 - When you come to a previously defined variable, rename it to a unique name and replace all references with the new name
 - If you come to a Y-point in the code (i.e., control flow convergence), insert a phi node for every variable used in the downstream computations, and add the predecessor block's latest values as operands of the phi instruction
 - Not as simple as it looks

- List the desirable features of intermediate representations
- List the types of Intermediate Representations and their types of abstractions
- Understand the pros and cons of different intermediate representations
- Understand SSA form and it's advantages
- List the pros and cons of various memory models

Memory Models

Two major models

- Register-to-register model
 - Keep all values that can legally be stored in a register in registers
 - Ignore machine limitations on number of registers
 - Compiler back-end must insert loads and stores
- Memory-to-memory model
 - Keep all values in memory
 - Only promote values to registers directly before they are used
 - Compiler back-end can remove loads and stores

Pros of Register-to-Register memory Model

- Compilers for RISC machines usually use register-toregister
 - Reflects programming model
 - Easier to determine when registers are used
 - Does not limit number of registers in the target
 - Easy to represent data-flow facts about the program (i.e., a value that is safe to move to a register is one that is not indirectly modified, through a pointer, for example)

Cons of Register-to-Register Memory Model

- Pressure on downstream passes and register allocator
 Additional loads/stores required
- Can provide misleading information about program's performance at the intermediate code level
 - Cannot reason about memory pressure, cache misses etc.
 - Not a good match for register-constrained machines
- Handling memory references may be cumbersome at the IR level as the default mode is to operate on registers

- List the desirable features of intermediate representations
- List the types of Intermediate Representations and their types of abstractions
- Understand the pros and cons of different intermediate representations
- List the pros and cons of various memory models