CUDA/GPU Programming(1)

Bin ZHOU
Jan. 2015

Some Slides are from David Kirk Wen-mei Hwu's UIUC GPU Course

Some Slides are from Patrick Cozzi University of Pennsylvania CIS 565

GPU Architecture Review

- ▶ GPUs are specialized for
 - Compute-intensive, highly parallel computation
 - ▶ Graphics!
- > Transistors are devoted to:
 - Processing
 - Not:
 - Data caching
 - ▶ Flow control

GPU Architecture Review

Transistor Usage



Figure 1-2. The GPU Devotes More Transistors to Data Processing

Image from: http://developer.download.nvidia.com/compute/cuda/3_2_prod/toolkit/docs/CUDA_C_Programming_Guide.pdf

Let's CUDA Now

D

- > 2001/2002 researchers see GPU as dataparallel coprocessor
 - ▶ The *GPGPU* field is born
- ▶ 2007 NVIDIA releases CUDA
 - CUDA Compute Uniform Device Architecture
 - ▶ GPGPU shifts to *GPU Computing*
- ▶ 2008 Khronos releases *OpenCL* specification
- > 2013 Khronos releases OpenGL compute shaders

CUDA Abstractions

▶ A hierarchy of thread groups

Shared memories

Barrier synchronization

CUDA Terminology

- > Host typically the CPU
 - ▶ Code written in ANSI C
- > Device typically the GPU (data-parallel)
 - ▶ Code written in *extended* ANSI C
- Host and device have separate memories
- CUDA Program
 - ▶ Contains both host and device code

CUDA Terminology

- > Kernel data-parallel function
 - Invoking a kernel creates lightweight threads on the device
 - Threads are generated and scheduled with hardware

Similar to a shader in OpenGL?

CUDA Kernels

Executed N times in parallel by N different CUDA threads



CUDA Program Execution



- > Grid one or more thread blocks
 - ▶ 1D or 2D
- Block array of threads
 - ▶ 1D, 2D, or 3D
 - ▶ Each block in a grid has the same number of threads
 - Each thread in a block can
 - ▶ Synchronize
 - ▶ Access shared memory

Thread Hierarchies Recall

- A thread block is a batch of threads that can cooperate with each other by:
 - Synchronizing their execution
 - For hazard-free shared memory accesses
 - Efficiently sharing data through a low latency shared memory
- Two threads from two different blocks cannot cooperate



▶ *Block* - 1D, 2D, or 3D

▶ Example: Index into vector, matrix, volume



- *Thread ID*: Scalar thread identifier
 Thread Index: threadIdx
- ▶ 1D: Thread ID == Thread Index
- > 2D with size (D_x, D_y)
 - > Thread ID of index (x, y) == $x + y D_x$
- ▶ 3D with size (D_x, D_y, D_z)
 - > Thread ID of index (x, y, z) == $x + y D_x + z D_x D_y$



Thread Block

- Group of threads
 - \blacktriangleright G80 and GT200: Up to 512 threads
 - ▶ Fermi and Kepler: Up to 1024 threads
 - ▶ Maxwell: Up to 1024 threads
- Reside on same processor core
- ▶ Share memory of that core(SM, SMX, SMM····)

Thread Block

- Group of threads
 - ▶ G80 and GT200: Up to 512 thread
 - ▶ Fermi and Kepler: Up to 1024 th
- Reside on same processor core
- Share memory of that core



- Block Index: blockIdx
- Dimension: blockDim
 - ▶ 1D or 2D



- Example: N = 32
 - 16x16 threads per block (independent of N)
 threadIdx ([0, 15], [0, 15])
 - ▶ 2x2 thread blocks in grid
 - blockIdx ([0, 1], [0, 1])
 - blockDim = 16

```
int i = blockIdx.x * blockDim.x + threadIdx.x;
int j = blockIdx.y * blockDim.y + threadIdx.y;
```

```
■ i = [0, 1] * 16 + [0, 15]
```

Blocks execute independently

- In any order: parallel or series
- Scheduled in any order by any number of cores
 - ▶ Allows code to scale with core count



A multimeaded program is partitioned into blocks or threads that execute independency from each other, so that a GPU with more cores will automatically execute the program in less time than a GPU with fewer cores.

Figure 1-4. Automatic Scalability

- Device code can:
 - R/W per-thread registers
 - R/W per-thread local memory
 - R/W per-block shared memory
 - R/W per-grid global memory
 - Read only per-grid constant memory
- Host code can
 - R/W per grid global and constant memories



Host can transfer to/from device

- ▶ *Global* memory
- Constant memory



Note:

Constant memory is

constant for GPU code, not CPU host;

- > cudaMalloc()
 - Allocate global memory on device
- > cudaFree()
 - ▶ Frees memory



- Many other memory APIs:
- cudaMemcpyToSymbol()
- > cudaMemcpyFromSymbo1()
- > cudaMemset()
- cudaMemcpyPeer()

••••

float *Md
int size = Width * Width * sizeof(float);
cudaMalloc((void**)&Md, size);
...
cudaFree(Md);



cudaMemcpy()

- ▶ Memory transfer
 - ▶ Host to host
 - ▶ Host to device
 - > Device to host
 - > Device to device

Host	Device
	Global Memory

cudaMemcpy()

- Memory transfer
 Host to host
 - ▶ Host to device
 - Device to host
 - > Device to device



cudaMemcpy()

- ▶ Memory transfer
 - Host to host

Host to device

> Device to host

> Device to device



cudaMemcpy()

- ▶ Memory transfer
 - ▶ Host to host
 - Host to device

Device to host

> Device to device



cudaMemcpy()

- ▶ Memory transfer
 - ▶ Host to host
 - ▶ Host to device
 - > Device to host

Device to device







cudaMemcpy(Md, M, size, cudaMemcpyHostToDevice); cudaMemcpy(P, Pd, size, cudaMemcpyDeviceToHost);



Matrix Multiply Reminder

- Vectors
- > Dot products
- Row major or column major?
- > Dot product per output element

Matrix Multiply



P = M * N

Assume M and N are square for simplicity

Matrix Multiply

I,000 x I,000 matrix

- I,000,000 dot products
 - Each 1,000 multiples and 1,000 adds

Matrix Multiply: CPU Implementation

D

```
void MatrixMulOnHost(float* M, float* N, float* P, int width)
  for (int i = 0; i < width; ++i)
    for (int j = 0; j < width; ++j)
      float sum = 0;
      for (int k = 0; k < width; ++k
        float a = M[i * width + k];
        float b = N[k * width + j];
        sum += a * b;
      P[i * width + j] = sum;
```

Code from: http://courses.engr.illinois.edu/ece498/al/lectures/lecture3%20cuda%20threads%20spring%202010.ppt

Matrix Multiply: CUDA Skeleton

int main(void) {

// Allocate and initialize the matrices M, N, P
 // I/O to read the input matrices M and N

••••

- // M* N on the device MatrixMulOnDevice(M, N, P, width);
- 3. // I/O to write the output matrix P // Free matrices M, N, P

```
return 0;
```

Matrix Multiply: CUDA Skeleton

int main(void) {

 // Allocate and initialize the matrices M, N, P // I/O to read the input matrices M and N

••••

 // M* Non the device MatrixMulOnDevice(M, N, P, width);

3. // I/O to write the output matrix P // Free matrices M, N, P

return 0;

Matrix Multiply: CUDA Skeleton

int main(void) {

 // Allocate and initialize the matrices M, N, P // I/O to read the input matrices M and N

••••

- // M* N on the device MatrixMulOnDevice(M, N, P, width);
- 3. // I/O to write the output matrix P // Free matrices M, N, P

return 0;

Matrix Multiply

▶ Step 1

▶ Add *CUDA memory transfers* to the skeleton

void MatrixMulOnDevice(float* M, float* N, float* P, int Width)

```
int size = Width * Width * sizeof(float);
```

```
1. // Load M and N to device memory
cudaMalloc(Md, size);
cudaMalloc(Nd, size);
cudaMalloc(Nd, size);
cudaMemcpy(Nd, N, size, cudaMemcpyHostToDevice);
```

// Allocate P on the device
cudaMalloc(Pd, size);

- 2. // Kernel invocation code to be shown later
- 3. // Read P from the device cudaMemcpy(P, Pd, size, cudaMemcpyDeviceToHost); // Free device matrices cudaFree(Md); cudaFree(Nd); cudaFree (Pd);

```
void MatrixMulOnDevice(float* M, float* N, float* P, int Width)
```

```
int size = Width * Width * sizeof(float);
```

 // Load M and N to device memory cudaMalloc(Md, size); cudaMemcpy(Md, M, size, cudaMemcpyHostToDevice); cudaMalloc(Nd, size); cudaMemcpy(Nd, N, size, cudaMemcpyHostToDevice);



- 2. // Kernel invocation code to be shown later
- 3. // Read P from the device cudaMemcpy(P, Pd, size, cudaMemcpyDeviceToHost); // Free device matrices cudaFree(Md); cudaFree(Nd); cudaFree (Pd);

```
void MatrixMulOnDevice(float* M, float* N, float* P, int Width)
```

```
int size = Width * Width * sizeof(float);
```

```
    // Load M and N to device memory
cudaMalloc(Md, size);
cudaMemcpy(Md, M, size, cudaMemcpyHostToDevice);
cudaMalloc(Nd, size);
cudaMemcpy(Nd, N, size, cudaMemcpyHostToDevice);
```

// Allocate P on the device
cudaMalloc(Pd, size);

...

2. // Kernel invocation code - to be shown later

3. // Read P from the device cudaMemcpy(P, Pd, size, cudaMemcpyDeviceToHost); // Free device matrices cudaFree(Md); cudaFree(Nd); cudaFree (Pd);

```
void MatrixMulOnDevice(float* M, float* N, float* P, int Width)
{
```

```
int size = Width * Width * sizeof(float);
```

```
    // Load M and N to device memory
cudaMalloc(Md, size);
cudaMemcpy(Md, M, size, cudaMemcpyHostToDevice);
cudaMalloc(Nd, size);
cudaMemcpy(Nd, N, size, cudaMemcpyHostToDevice);
```

// Allocate P on the device
cudaMalloc(Pd, size);

2. // Kernel invocation code - to be shown later

3. // Read P from the device cudaMemcpy(P, Pd, size, cudaMemcpyDeviceToHost); // Free device matrices cudaFree(Md); cudaFree(Nd); cudaFree (Pd);

Read back from device

Matrix Multiply

▶ Step 2

▶ Implement the *kernel* in CUDA C

Matrix Multiply: CUDA Kernel



// Pvalue stores the Pd element that is computed by the thread float Pvalue = 0;

```
for (int k = 0; k < Width; ++k)
{
    float Mdelement = Md[ty * Md.width + k];
    float Ndelement = Nd[k * Nd.width + tx];
    Pvalue += Mdelement * Ndelement;
}</pre>
```

// Write the matrix to device memory each thread writes one element
Pd[ty * Width + tx] = Pvalue;

```
// Matrix multiplication kernel - thread specification
  _global___ void MatrixMulKernel(float* Md, float* Nd, float* Pd, int Width)
  // 2D Thread ID
  int tx = threadIdx.x;
  int ty = threadIdx.y;
  <u>// Pvalue stores the Pd element that is computed by the thread</u>
  float Pvalue = 0:
                              Each kernel computes one output
   for (int k = 0; k < Width; ++k)
     float Mdelement = Md[ty * Md.width + k];
     float Ndelement = Nd[k * Nd.width + tx];
     Pvalue += Mdelement * Ndelement:
  // Write the matrix to device memory each thread writes one element
  Pd[ty * Width + tx] = Pvalue;
```

```
// Matrix multiplication kernel - thread specification
  _global___ void MatrixMulKernel(float* Md, float* Nd, float* Pd, int Width)
  // 2D Thread ID
  int tx = threadIdx.x;
  int ty = threadIdx.y;
  // Pvalue stores the Pd element that is computed by the thread
  float Pvalue = 0:
                                             Where did the two outer for loops
   for (int k = 0; k < Width; ++k)
                                             in the CPU implementation go?
     float Mdelement = Md[ty * Md.width + k];
     float Ndelement = Nd[k * Nd.width + tx];
     Pvalue += Mdelement * Ndelement:
  // Write the matrix to device memory each thread writes one element
  Pd[ty * Width + tx] = Pvalue;
```

```
// Matrix multiplication kernel - thread specification
  _global___ void MatrixMulKernel(float* Md, float* Nd, float* Pd, int Width)
  // 2D Thread ID
  int tx = threadIdx.x;
  int ty = threadIdx.y;
  // Pvalue stores the Pd element that is computed by the thread
  float Pvalue = 0:
   for (int k = 0; k < Width; ++k)
      float Mdelement = Md[ty * Md.width + k];
      float Ndelement = Nd[k * Nd.width + tx];
      Pvalue += Mdelement * Ndelement:
                                             No locks or synchronization, why?
  // Write the matrix to device memory each thread writes one element
   Pd[ty * Width + tx] = Pvalue;
```

Matrix Multiply

▶ Step 3

▶ Invoke the *kernel* in CUDA C

Matrix Multiply: Invoke Kernel

// Setup the execution configuration dim3 dimBlock(WIDTH, WIDTH); dim3 dimGrid(1, 1); One block with width by width threads

// Launch the device computation threads! MatrixMulKernel<<<dimGrid, dimBlock>>>(Md, Nd, Pd);

Matrix Multiply

- One Block of threads compute matrix Pd
 - Each thread computes one element of Pd
- Each thread
 - $\hfill\square$ Loads a row of matrix Md
 - Loads a column of matrix Nd
 - Perform one multiply and addition for each pair of Md and Nd elements
 - Compute to off-chip memory access ratio close to 1:1 (not very high)
- Size of matrix limited by the number of threads allowed in a thread block



© David Kirk/NVIDIA and Wen-mei W. Hwu, 2007-2009 ECE 498AL Spring 2010, University of Illinois, Urbana-Champaign

Matrix Multiply

> What is the major performance problem with our implementation?

▶ What is the major limitation?