Simple NN with CUDA/GPU

Bin ZHOU @ USTC

Jan. 2015

Very Simple digit recognition

- 3 layers: Simple BP network
 - 1 Input Layer, 1 hidden layer, 1 output layer
- Several Neurons
 - 784 (28*28) input, 100 hidden, 10 output
- Some configuration
 - Activation Function: Sigmoid function

$$f(x) = \frac{1}{1 + e^{-\alpha x}} (0 < f(x) < 1)$$

You' ve already known this very well



10 Digits to Recognize

- Training and testing samples are from
- MNIST , http://yann.lecun.com/exdb/mnist/
- Every pic is 28*28 2 6 4
- Totally 10000 pics
- We use 600 of each as training set and 200 as test set.

S

9

7

C

6



Training Process: GPU Accelerated

- Which Part?
- > linear Algebra inside single iteration/Sample
- But not between iterations/Samples
- > Dependency between iterations/Samples

Single Step Computation





Repeat to end

Algorithm View

Method	:
(1) Ini	tialize all weights and biases in <i>network</i> ;
(2) wh	ile terminating condition is not satisfied {
(3)	for each training tuple X in D {
(4)	11 Propagate the inputs forward:
(5)	for each input layer unit <i>j</i> {
(6)	$O_i = I_i$; // output of an input unit is its actual input value
(7)	for each hidden or output layer unit <i>j</i> {
(8)	$I_i = \sum_i w_{ij} O_i + \theta_{ij}$; //compute the net input of unit j with respect to
	the previous layer, i
(9)	$O_j = \frac{1}{1+e^{-I_j}}$; $j \neq j$ compute the output of each unit j
(10)	// Backpropagate the errors:
(11)	for each unit <i>j</i> in the output layer
(12)	$Err_i = O_i(1 - O_i)(T_i - O_i); //$ compute the error
(13)	for each unit <i>j</i> in the hidden layers, from the last to the first hidden layer
(14)	$Err_i = O_i(1 - O_i) \sum_k Err_k w_{ik}$; // compute the error with respect to
	the next higher layer, k
(15)	for each weight w _{ij} in network {
(16)	$\Delta w_{ij} = (l) Err_j O_{ij} // \text{ weight increment}$
(17)	$w_{ij} = w_{ij} + \Delta w_{ij}$; } // weight update
(18)	for each bias θ_j in <i>network</i> {
(19)	$\Delta \theta_j = (l) Err_j; // \text{ bias increment}$
(20)	$\theta_i = \theta_i + \Delta \theta_i$; } // bias update
(21)	} }

GPU Implementation

Initialize the network on GPU

- Hidden Layer Nodes, Weight and Bias
- > Output Layer Nodes, Weight and Bias
- > Input dataset
- Prepare the data to GPU
 - Pack the batched images in CPU and then
 - Remember to do it all at once
- > Then start the training for each sample

Parallelization Strategy

- Each thread is in charge of computing one output of the neuron
- Not limited by the thread number within a block
- Back propagation is also the same
- Very careful about the Memory Access Pattern!

```
Close look at the code
for(i=0;i<NON;i++)
       node0[i].Output=pic[i];
                                     j is independent, which can be
for(j=0; j<N1N; j++)
                                          processed parallel
       node1[j]. Input=node1[j]. bias;
       for(i=0;i<NON;i++)</pre>
               node1[j]. Input+=w01[i][j]*node0[i]. Output;
       node1[j]. Output=1. 0/(1. 0+exp(-node1[j]. Input));
```



Close look at CUDA/GPU code

{

}

__global__ void kLOtoL1(float *input, float *output, float *w, float *b)



output[nodeNum] = $1.0/(1.0 + \exp(-aTmp))$;

Performance Consideration

- Memory Limited ? Instruction Limited?
- Memory Access Pattern?
 - > Every thread will access w01[][] in a continuous way; Not so good.

Training Perf	i5 2.0G CPU I core	Kepler GPU I SM
l image	57ms	lms

How to get a Better Solution?

- Memory Access Pattern is the first thing to deal with
- > Put W01 into shared memory is a simple try
- Redesign the Memory Storage structure
- Or redesign the Algorithm to avoid the F function

Performance is bounded by both Arithmeticand Memory latency. Too bad.We have only I block, far away from filling theSM.



Kernel Latency

▶ Grid Size is too small to hide the latency



Register Analysis

Variable	Achieved	Theoretical	Device Limit	Grid Size: [1,1,1] (1 block)Block Size: [100,1,1] (100 threads)																
Occupancy Per SM	-																			
Active Blocks		10	16	0	1	2	3	4	5	6	7	8	9	10		12	13	14	15	16
Active Warps	3.93	40	64	Ņ	5	1	0	15	20	25	3	0	35	40	45	5	0	55	60	64
Active Threads		1280	2048	0		256		512		768		1024		1280)	1536	;	1792)	2048
Occupancy	6.1%	62.5%	100%	0%	•	1	5%		30%)	45	%		60%		75%	6	9	0%	100%
Warps	-	~		-																
Threads/Block		100	1024	0		128		256		384		512		640		768		896		1024
Warps/Block		4	32	0	2	4	6	8	10	12	14	16	18	20	22	24	26	28	30	32
Block Limit		16	16	0	1	2	3	4	5	6	7	8	9	10		12	13	14	15	16
Registers	-			-																
Registers/Thread		42	255	0		32		64		96		128		160		192		224		255
Registers/Block		6144	65536	0				16	(32k				48k	[64k
Block Limit		10	16	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Shared Memory																				
Shared Memory/Block		0	49152	0			8k		1	6k		24k			32k		4	0k		48k
Block Limit			16																	

Kernel Memory

	Transactions	Bandwidth			Utilization		
L1/Shared Memory							
Local Loads	0	0 B/s					
Local Stores	0	0 B/s					
Shared Loads	0	0 B/s					
Shared Stores	0	0 B/s					
Global Loads	8334	857.238 MB/s					
Global Stores	4	767.657 kB/s					
Atomic	0	0 B/s					
L1/Shared Total	8338	858.005 MB/s	Idle	Low	Medium	High	Max
L2 Cache							
L1 Reads	14517	857.238 MB/s					
L1 Writes	13	767.657 kB/s					
Texture Reads	0	0 B/s					
Atomic	0	0 B/s					
Noncoherent Reads	0	0 B/s					
Total	14530	858.005 MB/s	Idle	Low	Medium	High	Max
Texture Cache							
Reads	0	0 B/s	Idle .	Low	Medium	High	Max
Device Memory							
Reads	8930	527.322 MB/s					
Writes	14	826.708 kB/s					
Total	8944	528.149 MB/s	Idle	Low	Medium	High	Max
System Memory [PCIe confi	guration: Gen2 x	4, 5 Gbit/s]				-	
Reads	0	0 B/s	, Tello	· · ·	Madium	· · · ·	Max
	1		1016	LOW	Medium	Hign	
vvrites	1	59.05 KB/s	Idle	Low	Medium	High	Max

Target

Line	Exec Count	File - /C:/Users/zhoubin/Documents/Visual Studio 201	Exe	c Count	Usassembly	-	-
180 187 188	12	int nodeNum = threadIdx.x; int i = 0;		3140 3140 3140	ISETP. LT. AND PO, PT, R5, 0x310, PT; PSETP. AND. AND PO, PT, !PO, PT, PT; @PO_BRK:		^
189 190		float aTmp=0;		3136	BRA `(. L_29);	Г	
191 — 192	24	if (nodeNum < N1N)		3136	IMUL R6, R5, 0x64;		
193	24	aTmp=b[nodeNum];		3136 3136	SHL R6, R6, 0x2; IADD R6, R3, R6;		
194	18840	for (i = 0; i< N0N; i++)		3136 3136	SHL R7, R16, 0x2; IADD R6, R6, R7;		
196 1 97	40/68	aImp += *(w+i*100+nodeNum)*input[i];		3136	MOV R6, R6;		
198 - 199	80	output[nodeNum] = 1. 0/(1. 0+exp(-aTmp)		3136	SHL R6, R5, 0x2;		
200 –	16	}		3136 3136	IADD R6, R0, R6; MOV R6, R6;		
202		debal word kilter 2/fleat tinnut fleat tou		3136 3136	LD R6, [R6]; FMUL R6, R7, R6:		
203				3136	FADD R4, R4, R6;		
205 206		int nodeNum = threadIdx. x; int i = 0:		3136	IADD R5, R5, 0x1;		Ŧ
					<	•	