

Lecture-6 & 7: Blocking and Non-blocking Assignments

ECE-111 Advanced Digital Design Project

Vishal Karna

Winter 2022



JACOBS SCHOOL OF ENGINEERING Electrical and Computer Engineering

Combinational vs Sequential Circuit



Combinational Circuit

- At any instance of time present value of outputs depends solely on present value of inputs
- Does not store any intermediate values and hence does not require any memory elements
- Behavior is described by set of output functions
- Examples: Full Adder, half adder, comparator, multiplexer, decoder, encoder, etc

Sequential Circuit

- Present values of outputs are determined from present values of inputs and past state (i.e. sequence of past inputs or known as past outputs)
- Behavior is described by set of output functions and set of next states functions stored in memory
- □ It contains memory elements to store past outputs
- **Examples:** Flipflop, Latch, Shift Register, etc 2

posedge and negedge event

- Positive edge (posedge) defines a rising edge of a signal
 Posedge event triggers when a signal transitions from:
 - 0 to 1
 - 0 to X
 - X to 1
 - 0 to Z
 - Z to 1

- Negative edge (negedge) defines a falling edge of a signal
 Negedge event triggers when a signal transitions from:
 - 1 to 0
 - 1 to X
 - X to 0
 - 1 to Z
 - Z to 0





Overview of Always Block

always@(<sensitivity list>) begin
<procedural statements>

end

always@(a or b) begin
c = a ^ b; // executes if value of 'a' or 'b' changes
end

always procedural blocks are used to describe events that should happen under certain conditions

- whenever any event in the sensitivity list occurs, the procedural statements are executed
- sensitivity list can have one or more signals specified
- always block runs continuously throughout the simulation !

U Event in sensitivity list can be specified in multiple different ways :

- Edge (posedge, negedge)
- Level (any change in value of signal)

// always block sensitive to
// posedge event of clock
always@(posedge clock) begin
dout = din;
end

// always block sensitive to
// negedge event of clock
always@(negedge clock) begin
dout = din;
end

// always block is sensitive to both
posedge and negedge event of interrupt
always@(interrupt) begin
abort = 1;
end

Overview of Always Block

□ Always procedure can be used to model :

- Combinational logic
- Clocked sequential logic (such as flipflops)
- Level sensitive logic (such as latches)

□ Sequential Logic is triggered by a 'CLOCK' event

- Latches are sensitive to level of the signal
- Flip-flops are sensitive to the transitioning of clock
 - Synthesis compiler will infer a flip-flop if sensitivity list has **posedge** or **negedge** event



Sequential Logic using Posedge CLOCK Event

Combinational Logic

SystemVerilog Procedural Assignments

SystemVerilog has two types of procedural assignments to model combinational and sequential circuits/logic

- Blocking Assignments represented with equal sign (=) to model combinational logic
- Non-Blocking Assignments represented with less-than-equal (<=) to model sequential logic, such as flip flops, latches, shift registers, etc

Blocking Assignment

Blocking Assignment :

- Syntax : LHS Variable_Name = [delay or event control] RHS_Expression;
- Example :

integer a, b, c, sui initial begin	n, prod;
a=5; b=10; c=4; s	sum=2; prod=8;
sum = a + b; prod = sum * c; end	 Statements with Blocking assignment will execute one at a time in the order it is specified. Hence
	<pre>sum = a + b line will block execution of line prod</pre>
	= sum *c until a + b addition is computed and new value of addition is assigned to variable sum

Simulation Result

- Initial values of a=5, b=10, c=4, sum=2, prod=8
- sum becomes (5 + 10) = 15
- prod becomes (15 * 4) = 60

- Evaluation and assignment in a single step
 - Expression on RHS of (=) assignment is evaluated and the variable on LHS is updated immediately before the next sequential statement in the procedural block is evaluated and executed.
- Execution flow within the procedure is blocked until the current assignment is completed
 - Hence blocking assignment statement is used to model combinational logic.
- Each blocking assignment statement executes sequentially in the order it is specified in a procedural block

Non-Blocking Assignment

Non-Blocking assignment :

- Syntax : LHS Variable_Name <= [delay or event control] RHS_Expression;</p>
- Example :



Simulation Result

- At time 0 ns, Initial values a=5, b=10, c=4,
- At time 1 ns,
 - ✤ sum becomes (5 + 10) = 15
 - prod becomes (2 * 4) = 8

Evaluation and assignment is a two-step process

- Expression on RHS of (<=) assignment is evaluated immediately
- Assignment to LHS variable is postponed until other evaluations in <u>current time step</u> is completed
- Latest RHS value is assigned to target LHS variable at the end of the simulation cycle
- Each non-blocking assignment statement within the procedural block executes in parallel (concurrently) without blocking each other
 - Hence the order of specifying non-blocking assignment statement does not matter !
- Clock-to-Q propagation delay of flip-flop behavior is represented by non-blocking assignments in RTL model even though RTL code is modeled with zero-delays.
 - Hence non-blocking is used to model **sequential logic**

Blocking vs Non-Blocking Assignment

```
module blocking_assignment (
    input logic clock, a,
    output logic b
);
always@(posedge clock)
    begin
    a = 1;
    // a is '1'
    b = a;
    // b is now '1' as well
end
endmodule
```

□ Value is assigned immediately.

Process waits until the first assignment is complete, it blocks progress

```
module non_blocking_assignment (
    input logic clock, a,
    output logic b
);
always@(posedge clock)
    begin
    a <= 1;
    b <= a;
    // all assignments are made
    // b is not yet '1'
    end
endmodule</pre>
```

Values are assigned at the end of the block.

All assignments are made in parallel, process flow is not-blocked.

SystemVerilog RTL Modeling and Verification Events Scheduling Flow



SystemVerilog RTL Modeling Events Scheduling Flow



Swapping of variables using blocking and non-blocking assignment

```
always@ (posedge clock)
  p = q;
always@ (posedge clock)
```

q = p;

Simulation Result

- Both always blocks will execute concurrently and there is a race condition between two always procedural assignments
- □ Assume Initial Value of **p**=5 and **q**=8
 - If simulator executes always block with p = q first, before q = p, then both p and q will get value of q (Final values : p=8 and q=8)
 - If simulator executes always block with q = p first, before p = q, then both p and q will get value of p (Final values : p=5 and q=5)
 - No Swapping of values of p and q !!

always@ (posedge clock) p <= q;

always@ (posedge clock) q <= p;

Simulation Result

- Both always blocks will execute concurrently, however there is no race condition and actual swapping of values of p and q happens !!
- RHS variables are read first and assigned to LHS at the end of the simulation cycle and new RHS variable is available at the next posedge of the clock

□ Assume Initial Value of **p**=5 and **q**=8

- p gets previous value of q, hence p=8
- q get previous value of p, hence q=5

Swapping of variables using blocking assignment

always@(posedge clock**) begin** p = q; q = p; **end**

Simulation Result

- Simulator executes p = q statement first and then executes q = p.
- □ Assume Initial Value of **p**=5 and **q**=8
 - Both p and q will get value of q.
 There is no swapping of values of p and q !!
 - Final value of p=8 and q=8

```
always@(posedge clock) begin
tmp1 = p;
tmp2 = q;
p = tmp2;
q = tmp1;
end
```

Simulation Result

□ Swapping of values of p and q happens !!

- To swap values of p and q using blocking assignment requires temporary variables as shown above
- □ Assume Initial value of **p**=5 and **q**=8
 - tmp1 will get assigned 5
 - Tmp2 will get assigned 8
 - p will get assigned value of tmp2, which is 8, same as value of q
 - q will get assigned value of tmp1, which is 5, same as previous value of p

Sequential Procedural Assignments with Inter-Delay

A sequential **blocking assignment** evaluates and assigns before continuing within procedure block

- Timing control before an assignment statement (inter assignment delay) will postpone when the next statement is evaluated and updated
- Order of evaluation is deterministic



Note : Event driven simulator will not re-evaluate value of 'a' and 'b' at 34ns and 54ns since there was no change in 'a' or 'b' value 14

Sequential Procedural Assignments with Inter-Delay

- A sequential non-blocking assignment evaluates, then continues on to the next timing control before next non-blocking assignment evaluates. And then finally updates all LHS variable
 - Timing control before an assignment statement (inter assignment delay) will postpone when the next assignment is evaluated and updated
 - Order of evaluation is deterministic





Note : Event driven simulator will not re-evaluate value of 'a' and 'b' at 34ns and 54ns since there was no change in 'a' or 'b' value 15

Concurrent Procedural Assignments with Inter-Delay

□ A concurrent **blocking assignments** have unpredictable results due to race condition

Order of concurrent evaluation is indeterministic and unpredictable simulation result !

always@(posedge clk) begin

#4 b = a + 3; ----> Delay 4 time units due to inter assignment delay, then evaluate RHS and assign to 'b', immediately

Simulation Output Assume At **Ons** a=0, b=0

Unpredictable Result !! new value of 'b' could be evaluated before or after 'a' changes



Note : Result shown above is in case when simulator evaluates 'b' after 'a' is evaluated

Concurrent Procedural Assignments with Inter-Delay

□ A concurrent **non-blocking assignments** have predictable results

Order of concurrent evaluation is indeterministic, but predictable simulation result !





Procedural Assignments with Intra-Delays

□ An intra-assignment delay places the timing control after the assignment token

- Right-hand side is evaluated before the delay
- Left-hand side is assigned after the delay

□ A sequential **blocking** assignment with intra-delay





Procedural Assignments with Intra-Delays

A sequential non-blocking assignment with intra-delay



Simulation Output Assume At **Ons** a=0, b=0 At 1st posedge clk, a=1 At 1st posedge clk+2**ns**, c=2 At 1st posedge clk+**4ns**, b=2



Rules

It is not recommended to have both blocking and non-blocking assignment statements in same always block.

Synthesis compiler will ignore inter and intra delays in both blocking and non-blocking procedural assignment statement

- If delays are used, then expect mis-match between RTL and synthesized netlist simulation result
 always@(a,b) begin
 c = #2 (a + b); //#2 delay ignored by synthesizer, however in RTL simulation effect of #2 will be observed
- end
- Same variable cannot have both blocking and non-blocking assignments to it. Below mentioned is not allowed !!



D-FlipFlop Model Using Non-blocking assignment



Value of 'q' is retained until next edge of clk

Example of blocking vs non-blocking assignment



Synthesis compiler will create two registers in parallel





Synthesis compiler will create two serially chained registers and circuit will behave as a two bit shift register



Note : Serially chained register is known as shift register ²²

Splitting Blocking Assignments in Separate Always Block

module shift_register (input logic clk, d, output logic q1, q2).		
<i>)</i> ,		d
always@(posedge clk) begin q1 = d; end	Splitting blocking assignment statements in two separate always block	clk
always@(posedge clk) begin q2 = q1; end	will result in a two-bit shift register upon sysnthesis since both assignments will execute in parallel	
endmodule		



23

Note : However in simulation due to race condition between two always procedural block based on which always block executes first it might behave as a 2-bit shift register or 1-bit parallel registers.

- If always block with q2=q1 assignment executes first over other always block having q1=d then circuit will behave as a 2-bit shift register
- If always block with q1=d assignment executes first over other always block having q2=q1 then circuit will behave as 1-bit parallel register

Shift Register using Non-Blocking Assignments



Shift Register using Blocking Assignments (Incorrect Usage)



Shift Register using Re-ordered Blocking Assignments





Simulation Result



References

- **SystemVerilog Event Regions, Race Avoidance & Guidelines :** SNUG Conference 2006
 - Paper Authors : Clifford E. Cummings (Sunburst Design), Arturo Salz (Synopsys)
 - http://www.sunburst-design.com/papers/CummingsSNUG2006Boston_SystemVerilog_Events.pdf