

Lecture-8 and 9 Procedural Blocks

ECE-111 Advanced Digital Design Project

Vishal Karna

Winter 2022



JACOBS SCHOOL OF ENGINEERING Electrical and Computer Engineering

Difference Between a Latch and a Flip-Flop

Latch

- Latch is controlled by level triggered enable signal (either positive or negative level triggered)
- □ Latch is **asynchronous** (its output state changes as soon as its input changes and when active level is maintained at Enable input)



Flip-Flop

- Flip-Flop is controlled by edge triggered control signal, such as clock (either positive or negative edge triggered).
- □ Flip-Flop is **synchronous** (its output responds to the changes in the input only at positive or negative edge of input clock signal)



System Verilog Procedural block

- SystemVerilog provides two types of procedural blocks :
 - initial
 - always
 - always@, always_ff, always_comb, always_latch

always blocks are synthesizable procedural blocks and it is used for developing RTL code which specifies design behavior

Synthesize compiler converts always block into actual hardware logic

Initial block is a non-synthesizable procedural block and it is used for simulation purpose

- It is typically used for developing testbench code which contains stimulus for design
- Synthesize compiler will ignore initial block if specified within design modules
 - initial block will not be synthesized into hardware logic

always procedural blocks are used to describe events that should happen under certain conditions

- always block runs continuously throughout the simulation
- module can have multiple always blocks and each of them running concurrently at given time step

Syntax and structure of alway	ys block :
always@(sensitivity list) beg	in
<procedural statements=""></procedural>	} body
end	

Example :
logic sum;
always@(a,b) begin // a, b is a trigger condition for always block
<pre>sum = a + b; // statement will execute if either a or b changes</pre>
end

begin and **end** is required if there are multiple procedural statement, otherwise it is optional

The sensitivity list tells the always block when to execute its body

- Whenever any variable in the sensitivity list changes, the always executes its procedural statements enclosed within begin and end
- Depending on the way the sensitivity list is specified, either combinational logic or sequential logic (such as flip-flop) will be inferred

Variables on the LHS of procedural statements inside always block must be of type logic or reg

□ Always procedure can be used to model :

- Combinational logic
- Clocked sequential logic (such as flipflops)
- Level sensitive logic (such as latches)

□ Sensitivity list can have any number of signals and it can be specified in multiple different ways :

- Edge sensitive list used for sequential circuit
 - always@(posedge clk) // always block will trigger whenever there is a rising edge of clk
 - always@(negedge clk) // always block will trigger whenever there is a negedge edge of clk
 - always@(posedge clk or negedge reset) // always block will trigger if there is a rising edge of clk or falling edge of reset
- Level sensitive list used for combinational circuit
 - always@(address) // always block will trigger whenever address value changes
 - always@(mode or select)]
 - always@(mode, select)

There is no difference and no advantage using "or" over "," separator In sensitivity list representation. Using "or" is more verbose however could be confusing and might be treated as "or" gate. Suggestion is to use comma as a separator in sensitivity list

Synthesis compiler will infer a flip-flop (sequential logic) if sensitivity list has **posedge** or **negedge**

Types of always procedural block

Category	Usage Example	Purpose	Introduced in Verilog or SV ?
always@(<level list="" sensitivity="">)</level>	always@(a, b) begin // assignment statements end	Model Combinational Logic	Verilog, SystemVerilog
always@(<edge list="" sensitivity="">)</edge>	always@(posedge clk, negedge reset) begin // assignment statements end	Model Sequential Logic	Verilog, SystemVerilog
always@(*)	always@(*) begin // assignment statements end	Model Combinational or Sequential Logic	Verilog, SystemVerilog
always_comb	always_comb begin // assignment statements end	Model Combinational Logic	SystemVerilog
<pre>always_ff@(<edge list="" sensitivity="">)</edge></pre>	always_ff@(posedge clk, negedge reset) begin // assignment statements end	Model Sequential Logic	SystemVerilog
always_latch	always_latch begin // assignment statements end	Model a Latch (Level Sensitive Sequential Logic)	SystemVerilog

□ Multiplexer using always@ procedural block

```
module mux(
    input logic[1:0] din0,
    input logic[1:0] din1,
    input logic sel,
    output logic[1:0] mux_out
);
```

```
// always block to describe 2to1 multiplexor
always@(sel,din0,din1) // complete sensitivity list
begin
```



Synthesis compiler will generate 2to1 MUX



- The sensitivity list must include all input signals used by procedural statement within always block to properly model combinational logic.
 - Omission of any input signal which impacts behavior of logic, can lead to simulation and synthesis mismatches.

□ In below mentioned example din1 input signal is missed out in sensitivity list specification,

 Synthesis result would still produce a 2to1 MUX, however when simulating design any change in din1 will not propagate to output signal mux_out even when sel value is set to 1'b0.



Synthesis compiler will still generate 2to1 MUX even with din1 signal missing in sensitivity list.



Simulation vs Synthesis results mis-match due to incomplete sensitivity list !!!

□ Simulation result for mux implementation with complete sensitivity list

	Wave - Default =																					
	<u></u>		Msgs																			
	🖃 🧼 din0		00	00				(01				10				(11				(00		
	🖃 🁍 din 1		00	00	10	11		<u>(00</u>	10	11		00	10	11		<u>) 00 (</u>	10	(11		01	10	11
	🥠 sel		St1				1								I				<u> </u>			
	💶 📥 mux_out		00	00	10	(11	00		10	11	01	00	10	11	10	(00	10	(11		(01	10	11
				cha sel :	nge i == 1,	n valı prop	ue of agate	din1 ed to	fror mux	n "00 (<u>out</u>	" to '	"10"	to ":	L1" w	hen							
	△ 📰 💿	Now	65 ps	2	l ps	4	l ps	6	l ps	8) DS	10	ps	12	ps	14	l 4 ps	16	ps	18	ps	20
Ι_	💼 🎤 😑	Cursor 1	1 ps	1 ps																		

□ Simulation result for mux implementation with din1 missing in sensitivity list

Wa	ve - Default 😑			_																		
- 😒 -	,	Msgs																				
E -4	≽ din0	00	(00)					01				(10				11				<u>) 00 </u>		
E-4	≽ din 1	11	00		0	11		00 (10	11		00	10	11		<u>) 00 </u>	10	11		01	10	(11
4	> sel	St0																				
_	a mux_out	00	00								01	00)			10	00			11	01		
₽																						
			ch	ang	;e in	value	of d	in1 fro	om "	'00" to	"10"	' to "1	1″ wh	en								
			se		1, d	l <mark>id no</mark>	t pro	pagat	e to	mux_o	but											
A. 📰 🤇	Now	65 ps		2 ps		4	os	6	l ps	8	ps	10) ps	1	ps	14	ps	16	ps	18	ps	20
📄 🥓	G Cursor 2	36 ps																				

- Verilog-2001 attempted to address incomplete sensitivity list with the addition of special token
 @* that would infer a complete sensitivity list
 - always@* or always@(*) both representation means the same

```
module mux(
input logic[1:0] din0,
input logic[1:0] din1,
input logic sel,
output logic[1:0] mux out
);
// always block to describe 2to1 multiplexor
always@(*) // automatically infers sel, din0, din1 in sensitivity list
begin
                            due to din0, din1 all signals in
 if(sel == 1'b0) begin
                            RHS automatically inferred in
   mux out = din0;
                            sensitivity list, any change in
 end else begin
                            value of din0 and din1 will
   mux out = din1;
                            propagate at the output of the
 end
                            mux when sel is 0 and 1
end
                            respectively
endmodule: mux
```

always@* Limitations

□ always@* does not infer a complete sensitivity list when the **always** @* block contains functions.

- it will not infer sensitivity to signals that are externally referenced in a function or a task that is called from the **always** block.
- it will only be sensitive to the signals passed into the function or task

```
module mux(
input logic[1:0] din0, din1,
input logic sel,
output logic[1:0] mux out
// function to return selected input value
function logic[1:0] func mux(logic | sel)
 begin
 if(| sel == 1'b0) begin
  func mux = din0;
  end else begin
  func mux = din1;
 end
 end
endfunction
// example of incomplete sensitivity list inference
always@(*) begin //@(*) will not automatically infer din0 and din1 in sensitivity list
 mux_out = func_mux(sel); < change in "din0" or "din1" value will not trigger the function func_mux
                                 since din0 and din1 are not part of function arguments and hence values
end
endmodule: mux
                                 will not propagate to mux out until "sel" value changes
```

always@* Limitations

□ Simulation result of always@(*) with functional call inside always block

- Due to function call does not have din0 and din1 arguments, always@(*) will not automatically infer din0 and din1 in sensitivity list.
- Change in values of din0 and din1 will not propagate to output of mux if sel value does not change

	Wave - Default																			_					
	🎓 -	Msgs																							
	🖅 👍 din0	11		(00) X	01				(10				11					00				ÿ
	🖪 🎝 din 1	01		00	10	<u>(11</u>	ĭ	00	10	11		00 (10	11		<u>(00</u>	10	11			01	10	11		Ĭ
	🥠 sel	St1		·							1				1				1						J
	,⊕-💠 mux_out	01		(00							01	(00			10	(00			11	<u> </u>	01			00	Ĭ
			С	hange	in'va	lue of	din1	from	"00	" to " :	10" te	o "11'	' wh	en sel	== 1										
			d	id not	prop	agate	to m	ux_o	ut																
	A R ONOW	65 ps)S	2	l ps	4	l I ps	61	DS	8	l ps	10	ps	12	ps	14	ps	16	5 ps		18	ps	20	ps	
	🗟 🎸 🤤 Cursor 1	29 ps																							Í
Ĺ	4	∢ ►	▲																						

Why did din0 value propagated to mux_out ? Reason >> since "sel" value changed, function func_mux gets triggered which in turn caused "din0" value to get assigned to "mux_out"

How to address always@* incomplete sensitivity list inference?

Approach A : If function or task is called from the always procedural block, replace always@* with always@ having all input signals specified in its sensitivity list.

```
module mux(
 input logic[1:0] din0, din1,
 input logic sel,
 output logic[1:0] mux out
);
// function to return selected input value
function logic[1:0] func mux(logic | sel)
 begin
  if(| sel == 1'b0) begin
   func mux = din0;
  end else begin
   func mux = din1;
  end
 end
endfunction
// example of complete sensitivity list inference
always@(sel, din0, din1) begin //sel, din0 and din1 all input signals are in sensitivity list
 mux_out = func_mux(sel);  change in "din0" or "din1" value will trigger the function func_mux
end
                                  even though din0 and din1 are not part of function arguments but
                                  din0 and din1 are specified in always@ sensitivity list.
endmodule: mux
```

How to address always@* incomplete sensitivity list inference ?

- □ Approach B : List all input signals (din0, din1 and sel) as part of function call argument and update function signature to have additional arguments
 - This will enforce always@(*) to automatically infer all sel, din0 and din1 in its sensitivity list

```
module mux(
 input logic[1:0] din0, din1,
 input logic sel,
 output logic[1:0] mux out
);
// function to return selected input value
function logic[1:0] func mux(logic | sel, logic din 0, logic din 1)
 begin
  if(l_sel == 1'b0) begin
   func mux = din 0;
  end else begin
   func mux = din 1;
  end
 end
endfunction
// example of complete sensitivity list inference
always@(*) begin //sel, din0 and din1 are automatically inferred in sensitivity list
 mux out = func mux(sel, din0, din1);
                                             change in "din0" or "din1" value will trigger the function func_mux
                                             since din0 and din1 are provided as arguments to func max causing
end
                                             always@* to infer automatically din0 and din1 in its sensitivity list
endmodule: mux
```

always@* Limitations

□ Simulation result of Approach A and Approach B RTL model implementations



□ Approach A requires changing always@(*) with always@(sel, din0, din1)

- Responsibility of designer to ensure all required input signals are specified in sensitivity list
- In case of complex RTL Models, there is a possibility designer might unintentionally forget to mention some of the required input signals in sensitivity list, resulting in simulation vs synthesis mis-matches
- □ Approach B requires change in function argument list and potentially change in code inside function
 - In case of complex RTL Models, changing function implementation might not be always feasible
- □ Is there a better way to address this limitation ?
 - Yes, use "always_comb" supported by SystemVerilog !

Always block : always_comb

- □ An always_comb will infer an accurate sensitivity list for combinational logic without designer to explicitly specify all required input signals in always@ sensitivity list
 - Within always_comb, function calls does not have to have all input signals as part of the argument list, since all required input signals are automatically inferred in sensitivity list

```
module mux(
 input logic[1:0] din0, din1,
 input logic sel,
 output logic[1:0] mux out
);
// function to return selected input value
function logic[1:0] func_mux(logic l_sel) begin
  if(l sel == 1'b0) begin
  func mux = din0;
  end else begin
  func mux = din1;
  end
 end
endfunction
// example of automatic complete sensitivity list inference
always comb begin //sel, din0 and din1 all input signals are automatically inferred in sensitivity list
 end
                              though din0 and din1 are not part of function arguments since always comb
endmodule: mux
                              will automatically infer din0 and din1 in sensitivity list.
```

Always block : always_comb

always_comb has several advantages over **always@*** and always@(<sensitivity_list>):

- always_comb automatically executes once at time zero, whereas always@* and always@(a,b) waits until a change occurs on a signal in the inferred sensitivity list.
 - Hence outputs of the combinational logic procedure are updated to match the values of the inputs at the start
 of the simulation. This is not true with always@*
- always_comb is sensitive to changes within the contents of a function, whereas always@* is only sensitive to changes to the arguments of a function. Also always@* doesn't infer sensitivity from tasks.
- always_comb enforces some coding rules to ensure proper combinational logic is modeled
 - Only one source can write to variables on the LHS of assignments within an always_comb procedure, whereas always @* permits multiple processes to write to the same variable.
 - \circ This avoids multiple driver ahead of the time during RTL code development
 - always_comb will give compile time error when having incomplete case statement to avoid unintentional latch.
 - With **always** @* and **always**@(a,b) there might be warning from synthesis compiler however code will synthesis and will infer unintentional latch causing simulation vs synthesis mist-match (see next slide)

17

In SystemVerilog always_comb is a better version of always @* and it is a best practice to use always_comb for modeling combinational circuit !!

Always block : always_comb

module mux 3x1(input logic a, b, c, input logic [1:0] sel, output logic v always@(a, b, c, sel) begin case (sel) **2'b00:** y = a; **2'b01:** y = b; **2'b10:** y = c; // Missing case expression for 2'b11 endcase end endmodule: mux 3x1



Synthesis compiler infers hardware and does not generate error. Unwanted latch created at output 'y' by Synthesis compiler due to missing case expression.

module mux_3x1(
input logic a, b, c,
input logic [1:0] sel,
output logic y

```
always_comb begin
case (sel)
2'b00: y = a;
2'b01: y = b;
2'b10: y = c;
// Missing case expression for 2'b11
endcase
end
endmodule: mux_3x1
```

Synthesis compiler throws error and synthesis process fails due to missing case item expression when using always_comb construct : Warning : Incomplete case statement has no default case statement. Warning : Inferring latches for variable "y", which holds is previous value in one or more paths through always constuct SystemVerilog RTL Coding Error : always_comb construct does not infer purely combination logic !

Always block : always_ff

□ always_ff procedure is used to model sequential flip-flop logic

- always_ff differs from always_comb; in always_ff sensitivity list must be specified by designer
 - $\circ\,$ This is required since synthesis and compiler tools cannot infer the clock name and edge automatically from the body of <code>always_ff</code>
 - Synthesis and compiler tools does not know whether a reset is asynchronous or synchronous. If asynchronous then reset information is required to be specified in sensitivity list
- Example Syntax :

```
always_ff@(posedge clk)
q<=d
```

always_ff@(posedge clock or posedge reset) //both "or" and "," as a separator are allowed begin

```
if(reset) out <= 0;
else out <= out + 1;
end</pre>
```

Always block : always_ff

- **always_ff** enforces many of the synthesis requirements for RTL sequential logic coding :
 - Sensitivity list must specify either **posedge** or **negedge** of a clock required to update state of flip-flop
 - Sensitivity list must specify **posedge** or **negedge** of any asynchronous set or reset signals
 - Mixing of single edge and double edge expressions are not allowed within sensitivity list
 - Other than clock, asynchronous set/reset signals, sensitivity list cannot contain any other signals such as D input or an enable input.
 - Variables written on the left-hand side of assignments within always_ff procedure cannot be assigned by any other procedure or continuous assignment statement
 - Cannot mix blocking and non-blocking assignments to a same variable within always_ff

Violation of any rules mentioned above while modeling sequential logic, there will be syntax error from synthesis compiler ²⁰

D-FlipFlop Model Without Reset



D-FlipFlop Model with Reset using always_ff

D-FlipFlop with Synchronous Active High Reset



D-FlipFlop with Asynchronous positive Edge Reset



Simulation Result for D-Flipflop with Synchronous Reset



Input d = 1 is sampled on this positive edge of rising clock and propagates to output 'q' and ouput q=1 is retained for the entire clock cycle

Mixing Single and Double Edge in Sensitivity List

D-FlipFlop with Asynchronous Reset





- ◎ 10122 Verilog HDL Event Control error at dff1.v(5): mixed single- and double-edge expressions are not supported
- 10235 Verilog HDL Always Construct warning at dff1.v(9): variable "d" is read inside the Always Construct but isn't in the Always Construct's Event Control
- 🔞 12153 Can't elaborate top-level user hierarchy
- > Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings

Resettable D-FlipFlop Model

D-FlipFlop with Asynchronous Negedge Reset



D-FlipFlop Model with clock enable using always_ff

D-FlipFlop with Clock Enable and Asynchronous Reset



Dissimilar D-FlipFlops (Bad SystemVerilog Coding)

Synchronous Reset D-FlipFlop with Non-Reset Follower FlipFlop



reset n

clk

.a1

1'h0 1

q1

>CLK

SCLR

1'h0

FF1

Since the two flip-flops (FF1 and FF2) were inferred in the same procedural always_ff block and second flip-flop FF2 is not resettable, the reset signal reset_n will be used as a data enable for the second flop FF2

q2~reg0

>CLK

ENA

SCLR

1'h0

FF2



q2

Dissimilar D-FlipFlops (Good SystemVerilog Coding)

Synchronous Reset D-FlipFlop with Non-Reset Follower FlipFlop



Since the two flip-flops (FF1 and FF2) were inferred in different procedural always_ff, the reset signal reset_n will not be used as a data enable for the second flop FF2

q2~reg0

CLK

SCLR

FF₂

q2

Multiple assignment statement on same variable

Multiple assignments on same variable

```
module adder(
    input logic clk, add1, add2,
    output logic result
);
always_ff@(posedge clk) begin
    if(add1) result <= result + 1;
    if(add2) result <= result + 2;
end
endmodule: adder</pre>
```



If add1 and add2 both are '1' then result is assigned result+1 and result+2 simultaneously due to non-blocking assignment which is ambiguous. Code will synthesis however circuit will not function correctly

Always block : always_latch

□ always_latch is introduced in SystemVerilog to model latch logic.

- Similar to always_comb, all signals read within always_latch block are automatically inferred in sensitivity list. Including in case of function calls with partial list of signals in argument list.
- always_latch indicates to EDA tools, that designer of RTL code intents to model a latch

always_latch enforces some of the coding guidelines for synthesis

- Any constructs such as #,@ and wait, which delays execution of statements are not permitted within always_latch
- Variables assigned in always_latch cannot be assigned by any other procedure or continuous assignment statement.



Always block : always_latch

Synthesis compiler will infer a latch logic in all three implementations shown below



Latch Model Simulation Result

□ Same simulation result for latch RTL modeled with Approach-A, Approach-B and Approach-C



Latch with Asynchronous Clear

RTL model of latch with asynchronous negedge clear using **always_latch**



Simulation result of latch with asynchronous clear

💶 Wave - Default 🚞						
*	Msgs					
🧼 d	St1					
🥠 enable	St1					
💠 dear	St1					
, 😩 q	1				╙┷┙┓┻━━━┿	
				N N	/hen clear == 0, ou	tput of latch
				(q	' is cleared and set	to value 0
A 📰 💿 🛛 Now	300 ps	an a	iliiilii 50 ps	100 ps	iiiliiili 150 ps	200 ps
🔓 🌽 😑 Cursor 1	300 ps					
4	∢ ►	•				

Latch Model with Function Call

- □ Function calls within **always_latch** does not have to have all input signals as part of the argument list, since all required input signals are inferred in sensitivity list.
- □ However with **always@(*)** latch implementation, explicitly designer has to list down all required input signals as arguments in function call for function to trigger when input changes.
- Both implementations will infer a latch when synthesizing the logic, however simulation behavior will be different with always_latch vs always@(*) implementations.



Latch Model Simulation Result

always@(*) vs **always_latch** simulation result of RTL model of latch with function call





Summary on always Procedures

□ Verilog-2001 supported below mentioned always procedures :

- always@(<explicit sensitivity list>) to model combinational and sequential logic
- always@(*) to model combinational and sequential logic

Note : Avoid Verilog always@(*) usage !!

SystemVerilog introduced three more always procedures which brings some enhanced capabilities and addressed ambiguity in Verilog Language :

- always_comb to model combinational logic
- always_latch to model latch
- always_ff@(<explicity sensitivity list>) to model sequential logic

 SystemVerilog always procedures addressed some of the limitations of Verilog-2001 always procedures and clearly conveys design intent to EDA tools

Hence suggestion is to use SystemVerilog always procedures wherever possible in RTL model !!

Summary on always Procedures

- always_comb and always_latch will execute at time zero of the simulation, ensuring the variables on the left-hand side of assignments within the block correctly reflect the values on the right and side at time 0.
- always_comb and always_latch are sensitive to signal changes within a function called by the procedural block, and not just the function arguments, which was a bug with always @(*)
- always_latch and always_ff procedural blocks are huge! They can prevent serious modeling errors, and they enable software tools to verify that design intent has been met.

Recommendation — Use always_comb, always_latch and always_ff in all RTL code.

 Only use the general purpose always procedure in models that are not intended to be synthesized, such as bus-functional models, abstract RAM models, and verification testbenches.

RTL model for 4-bit counter using always_ff



Creating Combinational Logic and D-flipflop



Clocked always_ff Block





40

Clocked always_ff Block



reset n

a b

С

clk

Clocked always_ff Statement

<pre>if(!reset_n) dataout <= 4'b0000; else if (op) dataout <= dataout + x; else dataout <= dataout + x; end end end end end end end end end end</pre>	module ex4 (input logic clk, reset_n, op, input logic[3:0] x, output logic[3:0] dataout); always ff@(posedge clk, negedge reset_n) begin	
	<pre>if(!reset_n) dataout <= 4'b0000; else if (op) dataout <= dataout + x; else dataout <= dataout - x; end end end end end end end end end end</pre>	IS he as MUXes



Multiple always_ff Clocked Statement





Mixing Procedural Blocks and Continuous Assignment Statements



reset n

Mixing Procedural Blocks and Continuous Assignment Statements





45

Initial block

- Initial block contains one or more programming statements and timing information to instruct simulators when to drive and which values to drive ports of design block
 - It is specified using keyword initial
 - begin and end keywords must be used to specify multiple statements within initial block
 - Syntax :





□ Initial block is used to develop testbench code to simulate design / RTL code :

- Create and specify how stimulus will be applied to input signals in design
- Specifies initialization of local variables in testbench code and forcing of internal design signals
- Specifies how the design signals are monitored and displayed
- Specifies simulation pass and fail criteria and checking mechanism
- Specifies the file where the signal waveform information is to be dumped

Initial Procedural block

□ Initial block is executed at the beginning of the simulation at time 0

□ Initial block is executed **only once** in simulation

- Initial block finishes once all the statements within the block are executed and does not execute again for a given run of a simulation
- Delay statements within initial block will advance simulation



Multiple Initial blocks

□ SystemVerilog module can have multiple initial blocks

All initial blocks executes concurrently and starts it execution at time 0



Simulation Result

- time=0ns, reset=1, enable=0
- time=15ns, reset=1, enable=1
- time=20ns, reset=0, enable=1
- time=40ns, reset=0, enable=0
- Time=50ns, End of Simulation!
 All initial blocks executes only once during given simulation !!

Total Simulation Time = 50ns

- initial block-1 has total delay of 20ns
- initial block-2 has total delay of 35ns
 - block-2 (15ns + 25ns) = 35ns
- initial block-3 has total delay of 50ns
 Since initial block-3 has longest delay of 50ns, hence simulation will run until 50ns and it will then terminate

Initial block – Pre-mature Termination !

□ One initial block can pre-maturely terminate execution of other initial blocks !!

module multiple initial block test; **logic** reset, enable; // initial block-1 initial begin reset = 1;#20**ns** reset = 0; end #25ns enable=0 which is scheduled for // initial block-2 execution at simulation timestamp 40ns initial begin will not execute since initial block-3 will enable = 0;pre-maturely terminate initial block-2 and #15**ns** enable = 1; entire simulation due to \$finish executed #25**ns** enable = 0: in initial block-3 at time 30ns. end // initial block-3 initial begin **\$monitor**// time=%g ns, reset=%b, enable=%b\n", **\$time**, reset, enable); #30ns; // changed delay from 50ns to 30ns **\$display**("time=%g ns, End of Simulation!\n", **\$time**); \$finish; end endmodule

Simulation Result

- time=0ns, reset=1, enable=0
- time=15ns, reset=1, enable=1
- time=20ns, reset=0, enable=1
- time=30ns, End of Simulation!
 Note : simulation is not able to advance to time 40ns to drive enable = 0 from initial block-2 since \$finish is encountered at time 30ns from initial block-3, which pre-maturely terminated initial block-2 !

Total Simulation Time = 30ns

- initial block-1 has total delay of 20ns
- initial block-2 has total delay of 35ns
 - block-2 (15ns + 25ns) = 35ns
- initial block-3 has total delay of 30ns
 Since initial block-2 has longest delay of 35ns, however since initial block-3 has
 \$finish system task, which executes at 30ns, simulation will terminate at 30ns

Initial block – Race Condition !

□ Initial blocks can have race conditions since they are executing concurrently !!

- there is no specific order in which statements across initial block executes at given time stamp
- it is choice of a simulator to pick the order. Order of execution will impact output value.

module multiple_initial_block_with_race;

logic reset, enable; // initial block-1 initial begin

reset = 1;

#20ns reset = 0;

end

// initial block-2

initial begin

enable = 0;

<mark>#20ns</mark> enable = reset;

end

// initial block-3

initial begin

There is a race condition between initial block-1 and initial block-2

- @20ns from initial block-1 reset is getting assigned with new value 0
- @20ns from initial block-2 reset value is assigned to enable

Which value of reset will be assigned to enable @20ns ?

- Previous value 1 or new value 0 ?
- Based on order of execution picked by simulator, enable will have value 1 or 0

\$monitor("time=%g ns, reset=%b, enable=%b\n", \$time, reset, enable);
#30ns;

\$display("time=%g ns, End of Simulation!\n", \$time);
\$finish:

\$finish;

end

endmodule

50

Possible Simulation Result-1

- time=0ns, reset=1, enable=0
- time=20ns, reset=0, enable=0
- time=30ns, End of Simulation!
 Note : if simulator decided to first execute statement (#20ns reset=0) from initial block-1 then enable will get assigned new value of reset which is 0 in initial block-2 at timestamp @20ns

Possible Simulation Result-2

- time=0ns, reset=1, enable=0
- time=20ns, reset=0, enable=1
- time=30ns, End of Simulation!
 Note : if simulator decided to first execute statement (#20ns enable=reset) from initial block-2 then enable will get assigned old value of reset which is 1 in initial block-2 at timestamp @20ns.

Summary on initial and always procedure block

initial

- Not synthesizable and does not generate hardware logic
- Used for simulation purpose
- Starts execution from beginning of a simulation at time 0
- Executes only once during simulation and it terminates when all statements within it are executed
- Any number of initial blocks can be defined within a module
- Multiple initial blocks executes concurrently

always

- Synthesizable and it can generate hardware logic
- Used for specifying design behavior (RTL code)
- Starts execution from beginning of a simulation at time 0
- Executes repeatedly. Its activity shall cease only when the simulation is terminated
- Any number of always blocks can be defined within a module
- □ Multiple always blocks executes concurrently
- □ There is no implied order of execution between initial and always constructs.
 - initial blocks are not necessarily required to be scheduled and executed before the always constructs