

Lecture-12 & 13: Finite State Machine

ECE-111 Advanced Digital Design Project

Vishal Karna

Winter 2022



JACOBS SCHOOL OF ENGINEERING Electrical and Computer Engineering

Finite State Machine

□ Sequential circuits works on a clock cycle which may be synchronous or asynchronous.

 Sequential circuits use current inputs and previous inputs by storing the information and putting back into the circuit on the next clock cycle



□ Finite State Machine (FSM) is a model used to design sequential logic circuits.

- It is conceived as an abstract machine that can be in one of a finite number of states.
- The machine is in only one state at a time; the state it is in at any given time is called the current state.
- It can change from one state to another when initiated by a triggering event or condition, this is called a transition.
- A particular FSM is defined by a list of its states, and the triggering condition for each transition.
- It can be implemented using models like Mealy and Moore machine.

Moore and Mealy Finite State Machine (FSM)

Moore FSM

- Output is solely based on present state of FSM
- Output is associated with a state
- Generally, more states than mealy (more hardware)
- More logic required to decode the outputs resulting in more circuit delays.
- Output react slower to input (one clock cycle later)
- Synchronous output and state generation



Mealy FSM

- Output based on present state and input(s)
- Output changes during transition of states
- Generally less states than moore
- Reacts faster to inputs and generally reacts in same cycle
- Asynchronous output generation



Moore and Mealy Finite State Machine

FSM can be represented in form of state table or state transition diagram

C Example : Sequence Detector can be developed using Finite State Machine

- Design a circuit to detect consecutive series of three or more '1's in serial input bit stream
- Output will become '1' when three or more consecutive ones are detected
- 4 states required to such sequence detector state machine :
 - $\circ~$ State IDLE: reset sate (zero 1s detected)
 - $\circ~$ State S1: one 1 detected
 - $\circ~$ State S2: two 1s detected
 - $\circ~$ State S3: three 1s detected
- Let's consider below mentioned input bit stream and observe output (out) behavior



Moore and Mealy Finite State Machine (FSM)



Sequence Detector (Moore FSM – 2 always block approach)

module sequence_detector_moore(
 input logic clk, rstn,
 input logic in,
 output logic out);



localparam [1:0] IDLE=2'b00, S1=2'b01, S2=2'b10, S3=2'b11;

State encodings are declared as localparam so that these cannot be modified from outside

// Current state and next state variables
logic[1:0] present_state, next_state;





Sequence Detector (Moore FSM – 2 always block approach)



Sequence Detector (Moore FSM – 2 always block approach)





Sequence Detector RTL Netlist View generated from Synthesizer

	Source State	Destination State	Condition
1	IDLE	IDLE	(!in) + (in).(!rstn)
2	IDLE	S1	(in).(rstn)
3	S1	IDLE	(!in) + (in).(!rstn)
4	S1	S2	(in).(rstn)
5	S2	IDLE	(!in) + (in).(!rstn)
6	S2	S3	(in).(rstn)
7	S3	IDLE	(!in) + (in).(!rstn)
8	S3	\$3	(in).(rstn)

State machine Transition Table



Sequence Detector State machine diagram generated by Synthesizer

Sequence Detector (Moore FSM – 3 always block approach)

module sequence_detector_moore(
 input logic clk, rstn,
 input logic in,
 output logic out);



localparam [1:0] IDLE=2'b00, S1=2'b01, S2=2'b10, S3=2'b11;

State encodings are declared as localparam so that these cannot be modified from outside

// Current state and next state variables
logic[1:0] present_state, next_state;



inputs combinational sequential combinational logic logic logic state outputs next Next Present Output State State Logic state Logic FF's clock

(continued on next page....)

Sequence Detector (Moore FSM – 3 always block approach)



Sequence Detector (Mealy FSM)

module sequence_detector_mealy(
input logic clk, rstn,
input logic in,
output logic out);



localparam [1:0] IDLE=2'b00, S1=2'b01, S2=2'b10, S3=2'b11;

State encodings are declared as localparam so that these cannot be modified from outside

// Current state and next state variables
logic[1:0] present_state, next_state;





Sequence Detector (Mealy FSM)



Sequence Detector (Mealy FSM)



Sequence Detector Simulation Snapshot(Moore FSM vs Mealy FSM)

Sequence Detector Moore FSM Simulation Snapshot

(Note : simulation result for 2 always vs 3 always block approach is same)





Sequence Detector (One always block approach)

module sequence_detector_one_always_block(
 input logic clk, rstn,
 input logic in,
 output logic out);

// Parameters to define FSM state encodings
localparam [1:0] IDLE=2'b00,
S1=2'b01, S2=2'b10, S3=2'b11;

// Current state and next state variables
logic[1:0] state; // Does not need two separate state variable

// Use of same clocked always block always_ff@(posedge clk) begin

if(!rstn)
state <= IDLE;
out <= 0;
else
case(state)
IDLE: begin
out <= 0;
if(in==1) state <= S1;
else state <= IDLE;
end</pre>

Inputs are no longer asynchronously sampled. Change in input is captured with respect to clock edge event

Use of non-blocking assignment statement in case encoding branches

// Combination Logic for Next State and Output S1: begin out <= 0; **if**(in==1) state <= S2; else state <= IDLE; end S2: begin out <= 0; **if**(in==1) state <= S3; **Output will stay asserted longer** else state <= IDLE; even when state has transitioned end to another state where output S3: begin should have gone back to reset or out <= 1; some other value if(in==1) state <= S3;</pre> else state <= IDLE; end default: begin out <= 0; state <= IDLE;</pre> end endcase end endmodule: sequence detector one always block

Sequence Detector Simulation Snapshot (One block vs Two block approach)

Sequence Detector Moore FSM Simulation Snapshot

(Note : simulation result for 2 always vs 3 always block approach is same)



Sequence Detector FSM Simulation Snapshot (Note : simulation result for 1 always block

One Always Block Approach For FSM Modeling

One always block state machine is slightly more simulation-efficient than the two always block state machine :

Since the inputs are only examined on clock changes (less work for simulator)

□ There some dis-advantages of one always block approach :

- RTL simulation does not model accurate gate level implementation
 - At the gate level combinational logic output updates when any input changes
 - In one process RTL simulation, combinational logic mixed with sequential logic, it is only evaluated at the clock edge
- State machine can be more difficult to modify and debug since all sequential and combinational logic is mixed in one always block
- Placing output assignments inside of the always block will infer output flip-flops.
 - This might lead to late availability of output. Sometimes not desirable in some applications.

Output assignments inside of a sequential always block cannot be Mealy outputs

Hence cannot model Mealy FSM using one always block approach !

State Encoding

□ States in FSM are represented by encoded value. There are multiple choices:

- Binary encoding, One-hot encoding, Gray encoding, Johnson encoding and more.
- Binary encoding and one-hot encoding are two commonly choices.

□ Binary encoding of states

- binary encoding For N states, use ceil(log₂ N) bits to encode the state with each state represented by a unique combination of the bits.
- Tradeoffs:

Most efficient use of state registers (less number of Flipflops are required)

 \circ Slower and more complicated combinational logic to detect when in a particular state.

• Example :

- In case of 4 states, 2 Flipflops are required to represent each state
- enum logic [1:0] {RESET = 2'b00, WAIT = 2'b01, LOAD = 2'b10, DONE = 2'b11} next_state

State Encoding

□ One-hot encoding of states :

- For **N** states, use **N** bits to encode the state
 - $_{\odot}$ bit corresponding to the current state is 1, all the others 0.

Tradeoffs:

- \circ Leads to simpler and Faster design. Much less combinational logic for state decoding
 - Good alternative when trying to optimize speed or to reduce power dissipation.
- $\,\circ\,$ Can be costly in terms of FFs for FSMs with large number of states
- FPGAs have larger number for Flipflops. Therefore one-hot state machine encoding is often a very appropriate with most FPGA targets
- **Example :** In case of 4 states, 4 Flipflops are required for state encoding (one FF per state)
 - o **STATE S1** : 4'b0001
 - o STATE S2 : 4'b0010
 - **STATE S3** : 4'b0100
 - **STATE S4** : 4'b1000

FF1 FF2 FF3 FF4

One-Hot FSM Implementation Example



20

One Hot State Encoding

- In case of one-hot encoding style FSM, Quartus Prime will not auto-generate FSM state diagrams !
 - Example: if sequence detector state machine state encoding is changed from binary counting to one hot encoding style as described below, no state machine diagram generated however it will still work as an FSM

```
parameter[3:0] IDLE=4'b0001, S1=4'b0010, S2=4'b0100, S3=1000;
logic[3:0] present_state, next_state;
```

Sequence Detector State machine diagram will not be generated by Quartus Synthesizer Functionally logic will still behave as a correct FSM !



State Encoding Constants and Variables Declaration

- □ There are multiple ways to declare FSM state encoding constants and variables :
 - Using enumeration :
 - enum logic[1:0] {WAIT=2'b00, EDGE=2'b01} present_state, next_state;
 - Using Parameter :
 - parameter logic [1:0] RESET = 2'b00, WAIT = 2'b01, LOAD = 2'b10, DONE = 2'b11; logic [1:0] present_state, next_state;
 - Using Local Parameter :
 - localparam logic [1:0] RESET = 2'b00, WAIT = 2'b01, LOAD = 2'b10, DONE = 2'b11; logic [1:0] present_state, next_state;
 - Using Using typedef : (Introduced in SystemVerilog. Not supported in Verilog)
 - typedef enum logic [1:0] {WAIT=2'b00, EDGE=2'b01} e_states;
 e_states present_state, next_state;

Final Note on Moore vs Mealy FSM Modeling

□ A given state machine can have both Moore and Mealy style outputs.

- Nothing wrong with either implementation, but one to be aware of the timing differences between the two types.
- The output timing behavior of the Moore machine can be achieved in a Mealy machine by "registering" the Mealy output values
- Note : registering output or registered output means having flipflop at the output signal



FSM Design Steps Using SystemVerilog

- □ Specify circuit function
- Draw state transition diagram
- Minimize number of States
- Derive state transition table
- Determine next state and output function
- Assign encodings (bit patterns) to symbolic states
- Implement State Machine using SystemVerilog :
 - Use either of the parameters/enum/localparam/typedef to represent encoded states.
 - Use separate always blocks for next state register assignment and combinational logic blocks
 - Use always_comb for all combinational block specification
 - Use case within combinational block (including default case item expression).
 - Within each case section assign all outputs and next state value based on inputs.
 - Ensure **default** case item is specified to avoid latches
- **Note:**
 - For Moore style machine make outputs dependent only on state not dependent on inputs.
 - Try not to mix up combinational logic and sequential logic inside same always block

Level to Pulse Converter

□ A level-to-pulse converter produces a single cycle pulse each time its input goes high

- It is also known as synchronous rising edge detector
- Usage: Pushing a button of a signal traffic light controller at pedestrian crossing
 - Pressing button for arbitrary period of time by pedestrian should generate single-cycle enable signals for counters in traffic light controller system





Level to Pulse Converter : Moore and Mealy State Diagrams



Level to Pulse Converter (Moore FSM)

module level_to_pulse_converter_moore(
 input logic clk, rstn,
 input logic L,
 output logic P);

```
// FSM state encodings and state registers declaration
enum logic[1:0] {WAIT=2'b00,
```

EDGE=2'b01, LEVEL=2'b11} present_state, next_state;

State variables are declared as enumerated encoded logic

// Sequential Logic for present state



(continued....)

Synthesis will generate d-flipflop for present_state

For sequential logic Non-blocking assignments used

```
// Combination Logic for Next State and Output
always_comb begin
                            for next state combinational logic
 case(present state)
                            always_comb specified to
  WAIT: begin
                             automatically Infer sensitivity list
   P = 0:
   if(L==1) next state = EDGE;
   else next state = WAIT;
 end
                   Output P is set to '1' as soon as rising edge
 EDGE: begin
  P = 1;
                   on P is detected
  if(L==1) next state = LEVEL;
  else next state = WAIT;
 end
                   Since output P requirement is single cycle
 LEVEL: begin
                   pulse, P is set to '0' if input stays at level '1'
  P = 0:
                   after rising edge detection
  if(L==1) next state = LEVEL;
  else next state = WAIT;
 end
 default: begin
  P = 0; next state = WAIT;
 end
 endcase
end
endmodule: level to pulse converter moore
```

Level to Pulse Converter Simulation and Synthesis Results (Moore FSM)



Wave - Default											
💫 🗸	Msgs										
👍 dk	St0										
🥠 rstn	St1										
next_state	LEVEL	WAIT				X	LE WAIT	XX	(LE (W)(LE	VEL (WAIT	LEVEL
present_state	LEVEL	(WAIT					E WAIT		<u> (e)</u>	. <u>(LE</u> WAIT	(E (LEVEL
🥠 L	St1	L									
🔍 🔷 P	0										
r											

Output **P** is single cycle pulse, available after somtime there is rising edge on input **L**

Level to Pulse Converter (Mealy FSM with Reduced States)

module level_to_pulse_converter_mealy(
 input logic clk, rstn,
 input logic L,
 output logic P);

```
// FSM state encodings and state registers declaration
enum logic[1:0] WAIT=2'b00,
```

EDGE=2'b01} present_state, next_state; Only two states required for Mealy compared to Moore FSM

```
// Sequential Logic for present state
always_ff@(posedge clk) begin
if(!rstn)
    present_state <= WAIT;
else
    present_state <= next_state;
end</pre>
```

(continued....)

```
// Combination Logic for Next State and Output
 always_comb begin
                             for next state combinational logic
 case(present state)
                             always_comb specified to
  WAIT: begin
                             automatically Infer sensitivity list
   if(L==1) begin
    next state = EDGE; P = 1;
                                 Output P is set to '1' as soon
   end
                                  as input L is detected as '1' in
   else begin
                                 WAIT state
    next state = WAIT; P = 0;
   end
  end
  EDGE: begin
   if(L==1) begin
    next state = EDGE; P = 0;
                                 Since output P requirement is
   end
                                 single cycle pulse, P is set to '0'
   else begin
                                 if input stays at level '1' after
    next state = WAIT; P = 0;
                                 rising edge detection
   end
 end
 default: begin P = 0; next state = WAIT; end
 endcase
end
endmodule: level to pulse converter mealy
```

Level to Pulse Converter Simulation and Synthesis Results (Mealy FSM)



Simulation Waveform

Be Mave - Default														
💫 -	Msgs													
📣 dk	St1													
🥠 rstn	St1													
🔶 next_state	EDGE	WAIT)(DGE	(WAIT	(ED	GE (W	<u>EDGE</u>	WAIT	(EDGE	
present_state	EDGE	(WAIT					ͺE	(WAIT		E (W	<u>(EDGE</u>	(WAIT	(EDGE	
🥠 L	St1	L				ſ								
🛛 🚬 💠 P	0	L												
r														
											_			

Output **P** is available as soon as input **L** changed from '0' to '1'. However output **P** pulse is not stable for 1 cycle. Which does not meet design requirement for **P** to be 1 cycle pulse !!

Level to Pulse Converter (Mealy FSM with Reduced States + Registered output)

module level_to_pulse_converter_mealy(
 input logic clk, rstn,
 input logic L,
 output logic P);

// FSM state encodings and state registers declaration
enum logic[1:0] {WAIT=2'b00,

EDGE=2'b01} present_state, next_state; Only two states required for Mealy compared to Moore FSM

logic r_P; // local variable declaration

```
// Sequential Logic for present state
always_ff@(posedge clk) begin
if(!rstn) begin
present state <= WAIT;</pre>
```

<mark>P <= 0;</mark>

end

else begin present_state <= next_state;</pre>

P <= r_P; ← end end (continued....) Synthesizer will create Dflipflop to provide registered output **P**. Output P is registered to ensure P is at least 1 cycle pulse



Level to Pulse Converter Synthesis Results (Mealy FSM) : With Registered Output

Post Synthesis RTL Netlist Schematic



Only 2 states in Mealy FSM compared to Moore which as 3 States

reset

1 Flipflop for registering output **P** and 1 Flipflop for representing two states WAIT and EDGE

Level to Pulse Converter Simulation Result(Mealy FSM) : With Registered Output

Post Synthesis RTL Netlist Schematic



References

□ For FSM design and synthesis coding guidelines refer to below mentioned white paper :

http://www.sunburst-design.com/papers/CummingsSNUG1998SJ_FSM.pdf