

Lecture-14 : Packed/Unpacked Array, Memory Modeling

ECE-111

Vishal Karna

Winter 2022



JACOBS SCHOOL OF ENGINEERING Electrical and Computer Engineering

Packed Array





- □ Information <u>is</u> represented as a **contiguous** set of bits.
- Dimensions declared **<u>before</u>** variable name
- **C**an be constructed with :
 - of single bit data types (reg, logic, bit),
 - enumerated types
 - packed structures
 - packed arrays

Examples :

- bit [3:0] C; → 4 bit vector
- logic [2:0] [7:0] A; → logic type 24 bit vector

Unpacked Array

Example : bit[7:0] B[2:0]



[7:0]

- ☐ Information <u>may or may not</u> be represented as a contiguous set of bits. Looks like a RAM !!
- Dimensions declared <u>after</u> variable name
- □ Can be constructed with any data type:
 - of single bit data types (reg, logic, bit),
 - enumerated types, user defined types
 - packed structures, packed arrays, unpacked array
- **Examples** :
 - logic [3:0] D [7:0][2:0]; → 2-dimension array of 4-bit vector
 - bit [7:0] B [2:0]; → 1-dimension array of 8-bit vector ³

Packed Array

□ Assigning values to packed arrays :

- Assigning constant value :
 - logic [7:0] P = 8'h24;
 - logic [1:0][3:0] Q = 8'h24;
- Assigning the result of a replication operator
 - logic [1:0][3:0] Q = {2{4'b1001}};
- Assigning the result of a concatenation operator
 - logic [1:0][3:0] Q = {4'h2, 4'h4};

Use packed arrays to model

- Vectors of 1-bit types, e.g., logic
- Vectors where it is useful to access subfields

Unpacked Array

- □ Assigning values to unpacked arrays :
 - Assigning constant value :
 - logic R[7:0] = ' {0,0,1,0,0,1,0,0}; // unpacked array
 - logic [1:0] S[3:0] = 8'h24; // mix of packed and unpacked array
 - Assigning the result of a replication operator
 - logic [1:0] T[2:0] = ' {3{2'b11}}; // mix of packed and unpacked array
 - logic V[1:0][2:0] = ' {2{'{1,0,1}}}; // unpacked array
 - Assigning the result of a concatenation operator
 - logic [1:0] T[2:0] = ' {{2'b11}, {2'b10}, {2'b01}}; // mix of packed and unpacked array
 - logic V[1:0][2:0] = ' {'{1,0,1}, '{0,1,1}}; // unpacked
- **Use unpacked arrays to model**
 - Arrays accessed one element at a time, e.g., RAM
 - Arrays of byte, int, real, etc.

Declaration of Packed and Unpacked Array



Indexing Packed and Unpacked Array





Referencing packed arrays

A packed array can be referenced as a whole, as bit-selects, or as part-selects. Multidimensional packed arrays can also be referenced in slices. A slice is one or more contiguous dimensions of an array.

logic [3:0][7:0] data; // 2-D packed array

wire [31:0] out = data;	<pre>// whole array</pre>
<pre>wire sign = data[3][7];</pre>	// bit-select
wire [3:0] nib = data [0][3:0];	<pre>// part-select</pre>
<pre>byte high_byte; assign high_byte = data[3];</pre>	// 8-bit slice
<pre>logic [15:0] word; assign word = data[1:0];</pre>	// 2 slices

Operations on packed arrays

operation can be performed on backed arrays

any vector Because packed arrays are stored as vectors, any legal operation that can be performed on a Verilog vector can also be performed on packed arrays. This includes being able to do bit-selects and partselects from the packed array, concatenation operations, math operations, relational operations, bit-wise operations, and logical operations.

> logic [3:0][15:0] a, b, result; // packed arrays . . . result = $(a \ll 1) + b;$

Indexing arrays of arrays

indexed before packed dimensions

unpacked When indexing arrays of arrays, unpacked dimensions are referdimensions are enced first, from the left-most dimension to the right-most dimension. Packed dimensions (vector fields) are referenced second, from the left-most dimension to the right-most dimension. Figure 5-5 illustrates the order in which dimensions are selected in a mixed packed and unpacked multi-dimensional array.

Figure 5-5: Selection order for mixed packed/unpacked multi-dimensional array

logic [3:0][7:0] mixed array [0:7][0:7][0:7]; mixed array [0] [1] [2] [3] [4] = 1'b1;

Memory Modeling for FPGA

Memory Modeling

- □ When modeling memory in SystemVerilog code, one can either use:
 - Dedicated registers (flipflops) within each ALUT inside FPGA
 OR
 - Embedded memory IP's, such as Block Rams, available inside FPGA

Memory modeling using flipflops inside ALUT vs using Embedded Memory

- Memory modeled using flipflops inside ALUT reduces design performance and utilizes more area
- Flipflops inside ALUT to model memory should be used when all embedded memory resources are used
- Embedded memory IP's within FPGA are optimized for speed and area.
- Embedded Memory IP is known as Block Ram
- Synthesizer will generate messages whenever it infers embedded memory IP resources
- Memory modeled using logic cells is know as Distributed Ram
- Synthesizer tool should be instructed to use embedded memory for RAM modeling, otherwise it will use flipflops within ALUT's

Memory Modeling

□ Altera FPGA devices has various types of Memory IP cores

- Based on SystemVerilog memory modeling style and if auto option RAM replacement feature set in synthesizer settings, synthesizer will select appropriate embedded memory IP to meet speed, area, power targets
- With Auto option, synthesizer will favor larger block ram's to fit entire memory inside single embed memory block.
 - This gives the best performance and requires no logic elements (LEs) for glue logic !

Memory IP	Supported Memory Mode	Features
RAM: 1-PORT	Single-port RAM	 Non-simultaneous read and write operations from a single address. Read enable port to specify the behavior of the RAM output ports during a write operation, to overwrite or retain existing value. Supports freeze logic feature.
RAM: 2-PORT	Simple dual-port RAM	 Simultaneous one read and one write operations to different locations. Supports error correction code (ECC). Supports freeze logic feature.
	True dual-port RAM	 Simultaneous two reads. Simultaneous two writes. Simulatenous one read and one write at two different clock frequencies. Supports freeze logic feature.
ROM: 1-PORT	Single-port ROM	 One port for read-only operations. Initialization using a .mif or .hex file.
ROM: 2-PORT	Dual-port ROM	 Two ports for read-only operations. Initialization using a .mif or .hex file.

Table 1. Memory IP Cores and Their Features

Embedded Memory Blocks in Intel Altera FPGA Devices

Device Family			Memory	Block Type		
	MLAB (640 bits)	M9K (9 Kbits)	M144K (144 Kbits)	M10K (10 Kbits)	M20K (20 Kbits)	Logic Cell (LC)
Arria [®] II GX	Yes	Yes	-	-	-	Yes
Arria II GZ	Yes	Yes	Yes	-	-	Yes
Arria V	Yes	-	-	Yes	-	Yes
Intel Arria 10	Yes	-	-	-	Yes	Yes
Cyclone [®] IV	-	Yes	-	-	-	Yes
Cyclone V	Yes	-	-	Yes	-	Yes
Intel Cyclone 10 LP	-	Yes	-	-	-	Yes
Intel Cyclone 10 GX	Yes	-	-	-	Yes	Yes
MAX [®] II	-	-	-	-	-	Yes
Intel MAX 10	-	Yes	-	-	-	Yes
Stratix IV	Yes	Yes	Yes	-	-	Yes
Stratix V	Yes	-	-	-	Yes	Yes

Table 4. Embedded Memory Blocks in Intel FPGA Devices

Note: To identify the type of memory block that the software selects to create your memory, refer to the Fitter report after compilation.

Single Port Distributed RAM with Asynchronous Read

// Single-port Distributed RAM with Asynchronous Read

module single_port_distributed_ram_model1 #(
 parameter DATA_WIDTH=4, //width of data bus
 parameter ADDR_WIDTH=4 //width of addresses buses)(
 input logic clk, // clock
 input logic wr_en, // '1' indicates write and '0' indicates read
 input logic[DATA_WIDTH-1:0] write_data, //data to be written to memory
 input logic[ADDR_WIDTH-1:0] addr, //address for write or read operation
 output logic[DATA_WIDTH-1:0] read_data //read data from memory);
 // Two dimensional memory array
 logic[DATA_WIDTH-1:0] mem[2**ADDR_WIDTH-1:0];

// Synchronous write

always_ff@(posedge clk) begin

if(wr_en) mem[addr] <= write_data;
end</pre>

// asynchronous read

assign read_data = mem[addr];
endmodule:

Since address is not registered for read, synthesizer will not able to map memory model to internal embedded block ram IP. Instead will use ALUT's and dedicated logic registers and create distributed RAM



① 276014 Found 1 instances of uninferred RAM logic

- 286030 Timing-Driven Synthesis is running
- 16010 Generating hard_block partition "hard_block:auto_generated_inst"
- > 0 21057 Implemented 114 device resources after synthesis the final resource count might be different

Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings

11

Single Port Block RAM with Asynchronous Read

// Single-port Block RAM with Asynchronous Read	Analysis & Synthesis Resource Usage Summary	
module single_port_block_ram_model2 #(< <filter>></filter>	
parameter DATA_WIDTH=4, //width of data bus	Resource	Usage
parameter ADDR_WIDTH=4 //width of addresses buses)(1	0
input logic clk, // clock	1 Combinational ALUTs	0
input logic wr_en, // '1' indicates write and '0' indicates read	2 Memory ALUTs	0
input logic[DATA_WIDTH-1:0] write_data, //data to be written	3 LUT REGS	0
input logic[ADDR_WIDTH-1:0] addr, //address for write or read operation	2 Dedicated logic registers	0
<pre>output logic[DATA_WIDTH-1:0] read_data //read data from memory);</pre>	3	
// Two dimensional memory array	4 V Estimated ALUTs Unavailable	0
logic[DATA_WIDTH-1:0] mem[2**ADDR_WIDTH-1:0];	1 Due to unpartnered combinational ogic	0
logic[ADDR_WIDTH-1:0] read_addr_t;	2 Due to Memory ALUTs	0
	5	
// Synchronous write	6 Total combinational functions	0
always_tt@(posedge clk) begin		i
if(wr_en) mem[addr] <= write_data;	Dedicated logic register and ALUT co	ount is 0
read_addr_t = addr; Synthesizer will man memory model	since Synthesizer mapped SystemVer	ilog code
to internal embedded block ram IP .	to embedded Block Ram	
	Message from synthesizer	
// asynchronous read	"1 megafunctions from design logic"	
assign reau_uata = mem[reau_auur_t];	indicates that Block Ram IP was inferred	
enamodule	for given SystemVerilog model	

- 19000 Inferred 1 megafunctions from design logic
- 12130 Elaborated megafunction instantiation "altsyncram:mem_rtl_0"
- 12133 Instantiated megafunction "altsyncram:mem_rtl_0" with the following parameter:
- > 12021 Found 1 design units, including 1 entities, in source file db/altsyncram_ema1.tdf

Post Synthesis and Mapping Schematic

□ Single-Port Embedded Block RAM with Asynchronous Read



Simulation Result For Single-Port RAM with Asynchronous Read

Embedded Block RAM Simulation Result



upon each write to memory, read is automatically available in next clock cycle

During read, data returned is immediate and also last written data on this address Read on addr=4, returns last value return which in 11

Distributed RAM Simulation Result



upon each write to memory, read is automatically available however it is less than 1 cycle pulse since address changed

Read on addr=4, returns last value return which in 11 ¹⁴

Single Port Distributed RAM & Block RAM with Synchronous Read

// Single-port Distributed RAM with Synchronous Read (Read Through)

module single_port_distributed_ram_model3 #(
 parameter DATA_WIDTH=4,
 parameter ADDR_WIDTH=4)(
 input logic clk, rstn, // added reset
 input logic wr_en,
 input logic[DATA_WIDTH-1:0] write_data,
 input logic[ADDR_WIDTH-1:0] addr,
 output logic[DATA_WIDTH-1:0] read_data);

// Two dimensional memory array
logic[DATA_WIDTH-1:0] mem[2**ADDR_WIDTH-1:0];

// Synchronous write and read always_ff@(posedge clk) begin if(wr_en) mem[addr] <= write_data; if(!rstn) read_data <= 0; else read_data <= mem[addr]; end endmodule</pre>

Distributed Memory will have Synchronous read behavior

Memory model with reset for read data output are only mappable onto distributed RAM. No Embedded Block Ram inferred by Synthesizer

// Single-port Block RAM with Synchronous Read (Read Through)
module single_port_block_ram_model4 #(
 parameter DATA_WIDTH=4,
 parameter ADDR_WIDTH=4
)(
 input logic clk,
 input logic wr_en,
 input logic[DATA_WIDTH-1:0] write_data,
 input logic[ADDR_WIDTH-1:0] addr,
 output logic[DATA_WIDTH-1:0] read_data);

// Two dimensional memory array
logic[DATA_WIDTH-1:0] mem[2**ADDR_WIDTH-1:0];

// Synchronous write and read

always_ff@(posedge clk) begin
if(wr_en) mem[addr] <= write_data;
read_data <= mem[addr];
end</pre>

endmodule

This Memory model will infer embedded Block Ram with Synchronous Read

Post Synthesis and Mapping Schematic

□ Single-Port Distributed Block RAM with Asynchronous Read (Read Through)



Simulation Result For Single Port RAM with Synchronous Read

Embedded Block RAM Simulation Result



Only data written to memory

During read operation, read data is sync to clock & available for 1 full clock and no write data committed to memory

Distributed RAM Simulation Result

📰 Wave - Default 💳																		
💫 -	Msgs																	
👍 dk	St1																	
🧔 rstn	St1																	
💠 wr_en	St0												Γ					
💶 🍫 addr	6	0		1	<u>)</u> 2	(3	(4	<u>)</u> 5	<u>)</u> 6	17	<u>)</u> 8	<u>)</u> 0	1	2	3	(4	(5	(6
💽 🎝 write_data	12	0		13	<u>) 14</u>	<u>(</u> 10	<u>) 11</u>	<u> 1</u>	<u>)</u> 5	12	1		2	(4	11	<u>13</u>	<u>(6</u>	12
💶 👍 read_data	5												13	14	(10	(11	(1	(5
r													11					

Same behavior has Block RAM. During write operation no read data available. Only data written to memory

Same behavior as for Block RAM. 17 Read data sync to clock.

Simple Dual Port Single Clock RAM with Simultaneous Read and Write



data on read_data port before writing new data to memory location

Simple Dual Port Single Clock RAM with Simultaneous Read and Write

Embedded Block RAM Simulation Result _{Sim}

Both Write and Read Enables are set to '1' Simultaneous read and write operation to RAM on different addresses



Only write operation to RAM during this period.

Both write and read operation to RAM during this period.

Wave - Default														= 7777	*=				
💫 🗸	Msgs																		
紣 dk	1			Ц					Ц				Г	Ц					
🤣 wr_en	1																		
🖅 🎝 write_addr	15	0	1	2	3	(4	(5	6	7	8 ((9	(10	11	12	(13	14	(15		
🖅 🎝 write_data	8	0	14	11	(5	1	(4	13	1	8	13	(3	14	(9	(3	13	(8		
🧔 rd_en	1	L																	
💽 🌧 read_addr	15	0	1	12	3	(4) 5	6	7	8	(9	(10	11	(12	(13	14	(15		
💶 🛧 read_data	8																	8	

In case of simultaneous write and read operation to same address, RAM will prioritize write operation over read. And there will be no data returned for read when write is being performed.

Simple Dual Port Dual Clock RAM with Simultaneous Read and Write



True Dual Port Dual Clock RAM

