

Lecture-17 : FSM State Minimization Techniques

ECE-111

Vishal Karna

Winter 2022



JACOBS SCHOOL OF ENGINEERING Electrical and Computer Engineering

Motivation For FSM State Minimization

□ Implementing FSM with fewest possible states :

- Least number of flip flops required in final hardware generated
- Reduce the number of gates needed for implementation
 - Final circuit generated potentially becomes less complex
 - In FPGA's, reduced logic gates can reduce ALUT count usage and potentially higher performance of circuit
 - Potential power benefits, as logic gate count is less

Two commonly used techniques to reduce FSM states

- Implication Chart
- Row Matching

Implication Chart FSM Minimization Technique

Case Study : Sequence Detector FSM State Minimization

Design Sequence detector FSM which has :

- Single input X, Single output Z
- Output a 1 whenever the serial sequence 010 or 110 has been observed at the inputs

FSM State Transition Table and State Transition Diagram



□ Step-1 : Construct implication chart, one square for each combination of states taken two at a time



□ There should be square for each of these state combinations :

- S0-S1, S0-S2, S0-S3, S0-S4, S0-S5, S0-S6 (Note : S0-S0 is same state combination which is not required)
- S1-S2, S1-S3, S1-S4, S1-S5, S1-S6 (Note: S1-S1 not required. S1-S0 is combination is not required as it is covered above)
- S2-S3, S2-S4, S2-S5, S2-S6 (Note: S2-S2 not required. S2-S1, S1-S0 is combination is not required as it is covered above)
- S3-S4, S3-S5, S3-S6 (Note: S3-S3 not required. S3-S2, S3-S1, S3-S0 is combination is not required as it is covered above)
- S4-S5, S4-S6 (Note : S4-S4 not required. S4-S3, S4-S2, S4-S1, S4-S0 is combination is not required as it is covered above)
- S5-S6 (Note: S5-S6 not required. S5-S4, S5-S3, S5-S2, S5-S1, S5-S0 is combination is not required as it is covered above)
- Note: S6-S6 not required. S6-S5, S6-S4, S6-S3, S6-S2, S6-S1, S6-S0 is combination is not required as it is covered above)

- □ Step-2 : Square labeled Si, Sj (present states), if outputs differ than square gets cross mark "X". otherwise write down implied next state pairs Sm-Sn for all input combinations
 - Example :
 - S0 and S4 Rows below have different output 0 and 1 when Input X = 0. So as long as output in two rows do not match for at least one of the input values, then Cross Mark "X".
 - Same applies for S0-S6, S1-S4, S2-S4, S3-S4, S4-S5 present state box combination. Each gets cross mark "X" as for these present state rows, output does not match at least for one of the input values.
 - S0 and S1 Rows have same output for input X = 0, So add S1-S3 next state combination in S0-S1 present state box
 - S0 and S1 Rows have same output for input X = 1, So add S2-S4 next state combination in S0-S1 present state box



- Step-3 : Advance through chart top-to-bottom and left-to-right. If square Si, Sj contains next state pair Sm, Sn and that pair labels a square already labeled "X", then Si, Sj is labeled "X".
 - Example :
 - S2-S4 (Si-Sj) present state combination box has Cross Mark, and since S2-S4 is mentioned in S0-S1 present state combination box, this implies that S0-S1 present state combination are not equivalent. Hence entire S0-S1 present state combination box should be now Cross Marked.
 - After repeating this process from Top to Bottom and Left-To-Right S0-S2, S1-S3, S1-S5, S2-S3, S2-S5 are cross marked.



□ Step-4 :For each remaining uncrossed square Si, Sj, these states are deemed as equivalent states. For these equivalent states replace in original state transition table and come up reduced FSM state table

- S1-S2 are equivalent states as the present state box for S1-S2 is uncrossed
- S3-S5 are equivalent states as the present state box for S3-S5 is uncrossed
- S4-S6 are equivalent states as the present state box for S4-S6 is uncrossed

Original State Transition Table

				-			1.5						Next	State	Ou	tput	
				Ke	maining	Uncrosse	d Prese	nt State Combinatio	ns are :	Input Seq	uence P	resent State	X=0	X=1	<u> </u>) X=	<u>1</u>
	1	$\overline{}$	1		-52 : INI	s means s	s1 and S	2 are equivalent sta	tes		Reset	S ₀	S ₁	S_2	0	0	_
	S1	\mathbf{X}		/ Y	3-55 : Ir	is means	S1 and	S2 are equivalent st	ates		0	S ₁	S ₃	S_4^-	0	0	
		$/ \setminus$			54-56 : This means 54 a			ind S6 are equivalent states		1	S ₂	S ₅	S_6	0	0	_	
	S2	$\overline{}$	\$3_\$5			*	Since S1-S2 are equivalent remove S2 Ro	Row from	00	S ₃	S ₀	S ₀	0	0			
		03-03				•	original table And Replace everywhere	e in origina	01	S ₄	S_0	S_0		0			
			34-30				table \$2 with \$1			S_5	S ₀	S ₀		0			
	S3 S4 S5	\land /	\land /							11	S ₆	S_0	S_0	1 1	0		
		Х	X	X	Since S3-S5 are equiv	ivalent, remove S5	Row from										
		$ \longrightarrow$			•	original table. And Replace everywhere	in original										
		\backslash	$\setminus / \land / \land$	\setminus			 table S5 with S3 Since S4-S6 are equivalent, remove S6 Ro 			Redu		Jced State					
Sj, Present State		X		$ $ \wedge							sition Table		e				
Rows		\longrightarrow	\longleftrightarrow	\longleftrightarrow				*	Row from								
(Top To Bottom)		\bigvee		/ S0-S0 \/		original table. And Replace everywhere	in original				Nevt S	tate	Outo	ut			
		\wedge	$\land \land \land \land$	$ \land $	∖ S0-S0 ∕∖ 		table S4 with S6	Inr	out Sequer	nce i Present	State	X=0	X=11	X=0	x=1		
	Ŕ	\leftrightarrow	\longleftrightarrow	\longleftrightarrow				1			Re Be	set S	otato	S.	S.	0	$\overline{}$
+	S6	$ \vee \vee \rangle$		/ S 0-S0 \	$\mathbf{\nabla}$			0.0	r_1 S		5 5	S,	0	0			
		$ \land $	$ / \rangle$	\backslash	$ / \setminus$	S0-S0	$ \land $				00 01	10 5		S _o	S ₀	õ	õ
	Ł	<u> </u>	<u>61</u>	<u> </u>	<u>63</u>	51	<u> </u>				01 01	11 S		S ₀	S ₀	1	0
		50	51	52 55 54 55			00	Poducod Stat	o Transition Tabl	o hac 1 ct	ator	• -4	•	-0	- U I	-	
		Si	Present	State Co	lumns (L	eft to Rig	► ht)			e 11as 4 St	ales						
		0.,					,	(50, 51, 53, 5	4) compared to C	Jriginal la	apie						

which had 7 states (S0 to S6) !

Final Reduced State Transition Table and Diagram

□ Reduced State Transition Table and State Transition Diagram For Sequence detector

- Transition from S0 to S1 when X=0 followed by S1 to S4 when X=1 followed by S4 to S0 when X=0 will detect "010" sequence and output Z will be '1'
- Transition from S0 to S1 when X=1 followed by S1 to S4 when X=1 followed by S4 to S0 when X=0 will detect "110" sequence and output Z will be '1'

		Next State		Out	out	
Input Sequence	Present State	X=0	X=1	X=0	X=1	
Reset	S ₀	S ₁	S ₁	0	0	
0 or 1	Sĭ	S ₃	S ₄	0	0	
00 or 10	S	$\tilde{S_0}$	S_0	0	0	
01 or 11	S ₄	S_0	S ₀	1	0	

Only 4 states to represent this sequence detector in Mealy FSM using Implication Chart State Minimization Technique ! Original State table had 7 states.



Mealy FSM Diagram for Sequence Detector to detect "010" and "110" Sequence

Row Matching FSM Minimization Technique

Row Matching Technique For FSM State Minimization

Goal :

Identify and combine states that have equivalent behavior

What is are Equivalent States :

• For all input combinations, states transition to the same or equivalent states

□ Algorithm :

- 1. Start with original state transition table
- 2. Identify states with same output behavior. And also if such states transition to the same next state, they are equivalent
- 3. Combine into a single new renamed state
- 4. Repeat until no new states can be combined

Case Study : Sequence Detector FSM State Minimization

Design Sequence detector FSM which has :

- Single input X, Single output Z
- Output a 1 whenever the serial sequence 1010 or 0110 has been observed at the inputs
- Example :
 - X = 0010 1111 0101 0110 **1010** 0010 1101 **0110**

□ Step-1 : Create Initial State Transition Table and State Transition Diagram

Total 15 states : S0 to S14 Mealy FSM State Transition Diagram for Sequence Detector Next State Output Reset Input Sequence |Present State | X=0 X=1 | X=0 X=1 **SO** S₁ 0 Reset S_0 S_2 0 1/0 0/0 S_4 S₁ S_3 0 0 0 S_6 S_2 S_5 0 0 S₈ S_3 S₇ 0 00 0 **S1** S_4 S_5 0 0 S_{10} S₉ 0/0 1/0 01 0 0/0 1/0 S₁₁ S₁₂ 10 0 S₆ S₇ S₁₃ S₁₄ S₀ 0 11 0 **S6** 000 S₀ 0 0 0/0 0/0 1/0 1/0 1/0 0/0 0/0 1/0 S₈ S₉ S₁₀ S₀ S₀ 001 $S_0 S_0 S_0 S_0 S_0 S_0 S_0 S_0 S_0$ 0 0 0 010 0 **S14 S8 S9** S_0 0/0/\1/0 0 011 1 `1/0^{0/1}♪ 0/071/0 0/07 0/0 /1/0 0/0 1/0 S₁₁ S_0 S_0 0 100 0/0/ 0 1/0 0/1 1/0 S₁₂ 0 101 0 110 S₁₃ S_0 0 0 111 S₁₄ S₀ 0 FSM detects 0110 (S0 -> S1 -> S4 -> S10) FSM detects 1010 (S0 -> S2 -> S5 -> S12)

Mealy FSM State Transition Table for Sequence Detector

Step-2 : Identify present states which have same output behavior and if such states transition to same next state then these states are equivalent



□ Step-3 : Combine equivalent states into a single new renamed state



Step-4 : Repeat until no new states can be combined



- Hence S7, S8, S9, S11, S13, S14 are equivalent states and in next step it can be combined into single new renamed state, lets call it as S'7
- Also, Replace everywhere S7, S8, S9, S11, S13, S14 in original FSM stable with new S'7 state name

removed as it is equivalent to S7 and combined with S7 and renamed to S'7

Step-4: Repeat until no new states can be combined (*Continued*)



- States S3 and S6 have same outputs and both these states, transition to same next state S'7. Hence S3 and S6 are equivalent states and it is combined as S'3 new state
- Similarly, S4 and S5 have same outputs and both these states, transition to same next state S'7 and S'10. Hence S4 and S5 are equivalent states and it is combined as S'4 new state
- Replace everywhere S3, S6, in original FSM stable with new S'3 state name
- Replace everywhere S4, S5, in original FSM stable with new S'4 state name

			Next	: State	Output		
	Input Sequence	Present State	X=0	X=1	X=0	X=1	
	Reset	S0	S1	S2	0	0	
	0	S1	S3'	S4'	0	0	
	1	S2	S4'	S3'	0	0	
	00 or 11	S3'	S7'	S7'	0	0	
	01 or 10	S4'	S7'	S10'	0	0	
	not (011 or 101)	S7'	S0	S0	0	0	
	011 or 101	S10' 🔒	S0	S0	1	0	

- S3, S6, in original FSM stable replaced with new S'3 state name
- S4, S5, in original FSM stable replaced with new S'4 state name
- Also, S6, S5, rows are removed as these are redundant states

Now there are no new states which can be combined. So this is now the Final Reduced State Transition Table !

Final Reduced State Transition Table and Diagram

□ Reduced State Transition Table and State Transition Diagram For Sequence detector

- Transition from S0 -> S2 -> S'4 -> S'10 will detect "1010" sequence and output Z will be '1'
- Transition from S0 -> S1 -> S'4 -> S'10 will detect "0110" sequence and output Z will be '1'

	Next State			Output		
Input Sequence	Present State	X=0	X=1	X=0	X=1	
Reset	S0	S1	S2	0	0	
0	S1	S3'	S4'	0	0	
1	S2	S4'	S3'	0	0	
00 or 11	S3'	S7'	S7'	0	0	
01 or 10	S4'	S7'	S10'	0	0	
not (011 or 101)	S7'	S0	S0	0	0	
011 or 101	S10'	S0	S0	1	0	

Only 7 states to represent this sequence detector in Mealy FSM Row Matching Minimization Technique ! Original State Transition Table had 15 states.



Mealy FSM Diagram for Sequence Detector to detect "0110" and "1010" Sequence

References

For further details on FSM state minimization technique refer to Book : Contemporary Logic Design, 2nd Edition, by Randy H. Katz, University of California, Berkeley & Gaetano Borriello, University of Washington

□ Content in these slides are from the above mentioned book